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Abstract
High speed computation is the need of today’s generation of Processors. To accomplish this
major task, many functions are implemented inside the hardware of the processor rather
than having software computing the same task. Majority of the operations which the
processor executes are Arithmetic operations which are widely used in many applications
that require heavy mathematical operations such as scientific calculations, image and signal
processing. Especially in the field of signal processing, multiplication division operation
is widely used in many applications. The major issue with these operations in hardware
is that many iteration’s are required which results in slow operation while fast algorithms
require complex computations within each cycle. The result of a Division operation results
in a either in Quotient and Remainder or a Floating point number which is the major
reason to make it more complex than Multiplication operation. The work described in
this paper includes design and verification of a floating point divider and multiplier. The
inputs of both the Multiplier and Divider and also the output are designed using the single
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Chapter 1
Introduction
The most commonly used floating point formats are Single precision and Double precision
floating point format. Both of these formats are defined by the IEEE 754-2008 standard
where single precision format consists of a 32 bit binary number and the double precision
format consists of a 64 bit binary number. Both of these numbers are divided into different
sections which together represents a floating point value. In this paper, a 32 bit Single
Precision Floating Point Divider and Multiplier is designed using pipelined architecture.
A 32 bit floating point value represented using single precision format is divided into
3 sections. The first bit in the single precision format is the Sign bit, the next 8 bits
represents the Exponent, and the remaining 23 bits represents the Mantissa. The base of
the exponent bit is 2 and thus the range of the exponent is -127 to 128.
Both the Divider and Multiplier uses a pipelined architecture to carry out the opera-
tion. The Taylor series is used to develop an algorithm for pipelining the divider which is
explained in Section 3.2 of this paper while the Multiplier uses a Wallace Tree Algorithm.
Additionally, a Look up Table and Multipliers are included in the Divider architecture.
The Wallace Tree Algorithm enables pipelining the multiplier by calculating all the partial
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products in the first clock cycle and then adding them using a set of half and full adders.
Both of these algorithms are described in the later Section 3.2 and Section 4.1 of this paper.
The goal of this project is build a Single precision floating point Divider and Multiplier
using pipelined architecture where once the pipeline is filled, the divider and multiplier will
generate an output at every clock cycle, thus reducing the latency.
1.1 Organization
Chapter 2 discusses different Divider Algorithms and provides background research. Chap-
ter 3 presents the design and implementation of the Single Precision Floating point Dividers
and the Architecture. Chapter 4 discusses the design and implementation of a Floating
Point Multiplier using Wallace Tree Algorithm. Chapter 5 shows the tests and Result of
the implementation of Single Precision Floating Point Divider and Multiplier and compares
it’s results implemented on different technologies. Finally, Chapter 6 discusses about the
Possible future work and concludes the paper.
Chapter 2
Background Research
Dividers are an important part of today’s Graphics Processor Units (GPU) and a good
amount of work has been done by previous researchers in this field of study. Most of the
Dividers fall into two categories namely Slow Dividers and Fast Dividers. Slow Divider’s
are the one’s which are designed using the basic divider algorithm which is the shift and
subtract algorithm discussed in the Section 2.1 of this chapter. While Fast Divider’s can
be designed using various algorithms like the Newton-Raphson Algorithm, Goldschmidt
[6], etc. and pipelining stages as described in this chapter. A divider for handling complex
number is described in [7]. Different Dividers have been implented using Multiplication
operations described in [8] and [9]. Double precision floating point dividers have been
described in [10] and [11]. Dividers can be further categorized into Fixed-point or Floating
point Dividers.
2.1 Shift and Subtract Divider 4
2.1 Shift and Subtract Divider
This the simplest and basic divider designed by subtracting the divisor from the dividend
and then comparing the result with the dividend. If the subtraction does not result into a
negative number, the quotient is incremented by 1 and then the divisor is again subtracted
from the dividend. This procedure is carried out till a negative result is achieved and
then stored as a remainder [12]. The algorithm of this divider is shown in Figure 2.1.
This algorithm is easy to implement and takes less hardware but it is extremely slow and
thus cannot be used in today’s fast GPU processors. Also this algorithm is very difficult to
implement for floating point numbers. Due to these two major drawbacks, various different
Algorithms were developed which are described in the Section 2.2 and Section 2.3 of this
chapter.
2.2 Newton-Raphson Algorithm
Initially this method was developed in Numerical Analysis by Isaac Newton and Joseph
Raphson, for finding the roots of a real-valued function. It was later developed for division
operation’s. Different Mathematical operations such as Multiplication and Subtraction are
required in the Newton-Raphson’s computational algorithm. At the start of the algorithm,
the reciprocal of the Denominator is calculated and then it is multiplied with the Numerator
to find the final Quotient. This multiplicative inverse of the denominator is calculated
using iterative process and then the calculated multiplicative inverse is multiplied with the
dividend to compute the final Quotient.
In the design mentioned in [13], the division algorithm is implemented using a 32 Bit
floating point Multiplier and Subtractor Module. Scaling of the Divisor is carried out to
achieve minimal and maximal relative error where the scaling is kept within the interval
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Figure 2.1: Basic Shift Divider[1]
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Figure 2.2: Newton - Raphson’s Divider [2]
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(0.5, 1). This scaling of the divisor is achieved by using shift operators. The algorithm
is designed in such a way that to achieve higher accuracy, more iterations are required.
The Newton-Raphson Algorithm converges faster for a single iteration and thus requires
several Multiplier and Subtractor module’s to compute continuous iterations [14]. Figure
2.2 shows the flowchart of a Floating Point Division using Newton_Raphson Algorithm.
For a single iteration in this algorithm, two Multiplier and a Subtractor module are used.
In [13] 3 iterations are computed in one cycle to get the required division result. The result
can be improved by refining the multiplicative inverse.
The major disadvantage of the Newton_Raphson computational algorithm is compu-
tational failure if certain conditions of convergence are not met. This limits the use of this
Algorithm as reliability of results being a major issue. Also the use of the multiplicative
inverse results in the divider requiring a larger area compare to other algorithms [15]. An-
other disadvantage with the standard form of the Newton- Raphson divider is that the
multiplications in the iteration are dependent to the previous stage and thus it must be
performed serially. Hence two or more multiplications are required in each iteration [2].
2.3 Liddicoat and Flynn Divider
The Liddicoat and Flynn divider uses the first three terms of Newton and Raphson Divider
[15]. The number of multiplication iterations is reduced in this divider and thus resulting in
reduced latency [16]. The quotient can be directly expressed as a product of the dividend
and the kth order Newton-Raphson divider. The value of k decides the accuracy and the
size of the Divider; the reater the value of k, the higher the accuracy and higher the
complexity and area of the Divider [17]. This creates a trade-off between the size and the
computational complexity of the algorithm.
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Figure 2.3: Liddicoat and Flynn Divider [2]
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As seen from Figure 2.3, the value of 1/b is stored in a look up table. The selection of
the size of the register b implies a trade-off between the lookup table size and error induced
in computation. The next step is to express the quotient directly as the product of the
dividend and the Newton-Raphson reciprocal approximation which is found by Eqn. 2.1.
aX(1 + (1 − bX)1 + (1 − bX)2 + .... + (1 − bX)k) (2.1)
Here the value of X is the initial estimation of the dividend which is found in the look
up table. This equation is achieved by using Binomial Expansion series from the Newton-
Raphson Divider [13]. As the number of terms increases, the error in the quotient reduces
resulting in increase in the complexity for implementation.
As only the MSB part of the dividend is stored in the Lookup table to reduce the size
of it, the value of X generally contains an error due to approximation. The number of
computation cycles required for an n-bit reciprocal stored in the Lookup Table containing
only the MSB part required in a single iteration will be n
k+1 bits for a k
th order approxi-
mation. Also the number of bits of precision of X are increased approximately by a factor
of k + 1 for a kth order number[2], [18].
For divider shown in Figure 2.3, the divider unit can be fully pipelined by using two
small multipliers, a powering unit for computing thenthorder Newton_Raphson coefficient
and a full multiplier to get the final product. The small multipliers are used to calculate
the intermediate coefficients (1 − bX), as X being calculated using the Lookup Table[2].
This divider architecture can be implemented using a fully pipelined version and thus
can produce divide instruction per clock cycle. This divider utilizes the higher-order
Newton-Raphson reciprocal approximation, this limits the accuracy to the number of co-
efficients used in the implementation. This is the major disadvantage of the Liddicoat and
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Flynn Divider as the accuracy is limited to the number of Newton-Raphson divider and
thus higher accuracy leads to increase in the complexity of the divider [15].
Chapter 3
Design and Algorithm
This chapter discusses the Design and Architecture of the Single Precision Floating point
Divider using pipeline approach.
3.1 P. Hung’s Divider using Taylor Series
P. Hung proposed a new high radix division algorithm which was based on Taylor Series
expansion. With a slight modification in the Taylor Series, P. Hung showed a way to
pipeline this algorithm. The previous algorithms described in chapter 2 considered each
term of the Taylor series as a separate element and thus large look-up tables were needed
to store the values of the coefficients thus making the algorithms more complicated [19].
Also reducing the size of the lookup table would make the results more error prone and
thus had this major drawback.
P. Hung proposed an algorithm which would combine the first two terms of the Taylor
Series and together, this would drastically reduce the size of the lookup table required to
implement the algorithm and would provide more accurate results. As seen from Figure
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3.1, the algorithm achieves a faster division by a getting the value from the lookup table
and at the same time calculating (yh − yl). This saves one clock cycle and thus reduces
the latency of the division operation. This value of yh and yl is derived from the Dividend
which is considered as Y which is described in section 3.1.1.
3.1.1 P. Hung’s Algorithm
Consider the Dividend X and Divisor Y to be two 2m bit numbers between one and two.
These two numbers can be defined by the following equation.
X = 1 + 2−1X1 + 2−2X2...... + 2−(2m−1)X2m−1 (3.1)
Y = 1 + 2−1Y1 + 2−2Y2...... + 2−(2m−1)Y2m−1 (3.2)
These two equations 3.1 3.2 have been derived from Taylor Series Expansion [3]. From
the Equations 3.1 and 3.2, the divisor Y is separated into two parts called yh and yl where
the yh contains the MSB part of Y which is (m + 1) bits wide while yl contains the LSB
part of Y which is(m − 1) bits wide. Thus the division equation can be written as
X
Y
= X(Yh + Yl)
(3.3)
X(Yh − Yl)
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Figure 3.1: P. Hung’s Divider Algorithm using Taylor Series [3]
Equation 3.5 is the final equation for Hung’s divider. According to Equation 3.5, the
division operation can be performed by mean’s of multiplying the Dividend X with (Yh−Yl)
and also with the1/(Yh)2. As seen in Figure 3.1, the divider can be thus implemented using
3 stages of Pipeline. In the first stage the value of (Yh − Yl) is calculated. Also the value
of 1/(Yh)2 is taken from the lookup table. Using a multiplier, X is then multiplied with
(Yh − Yl) term in the second stage of the pipeline. In the 3rd stage the result of the second
stage is multiplied using a multiplier with 1/(Yh)2 term to get the final result.
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3.1.2 Error Analysis of P. Hung’s Algorithm
The term 1/(Yh)2 is stored in a Look up table and thus plays an important role in the
overall size of the Divider. The divider size can be reduced by decreasing the bit width
of Yh. For every one bit decrease in the but width of Yh, the lookup table size reduces
by 2 times and vice-versa. But this decrease is size of the lookup table comes at a cost
of increase in the error of the final result [20]. Apart from this, there are 3 other sources
of error in this Division Algorithm namely Taylor Series Approximation error, Rounding
error due to first multiplication, and Rounding error due to Second multiplication [3]. The
total error can be expressed using the following equation 3.6.
ET = EL + ET S + EM1 + EM2 (3.6)
Where,
ET= Total Error
EL = Lookup table rounding error
ETS= Taylor Series Approximation Error
EM1= Rounding error due to first Multiplication
EM2= Rounding error due to second Multiplication
For minimizing the error, the divider needs to carefully designed such that EL ≤ 0,
ET S ≤ 0, EM1 ≤ 0 and EM2 ≥ 0 [3]. To achieve this, the result of the first multiplication
should be truncated to 2m +2 bits of MSB thus resulting in value of Yh should also be
2m + 2 bits. The result of the second multiplication should be truncated to 2m bits of
MSB which will be the final result. The total error generated by all of this factors is less
than 1ulp, out of which the lookup table and first multiplication generates an error of less
than 1/4 Unit of Least Precision (ulp) while the second multiplication generates an error
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of less than 1ulp.
3.2 Single Precision Floating Point Divider Algorithm
The division algorithm mentioned in Section 3.1 requires a lookup table whose size can be
decreased by approximation. But even after this reduction, the size of the lookup table is
still 13KB for a single precision division [15]. Thus, this size of the lookup table constitutes
a larger area compare to that of iterative dividers. Also it is impossible to implement this
algorithm for a double precision number considering the large amount of lookup table size.
Also as discussed in Section 3.1.2, the error induced in the Divider of Double Precision
would greatly increased and thus this algorithm proves to be unsatisfactory for a Double
Precision Floating point Division.
This paper shows an Algorithm described in [15] where the size of the Lookup Table
used in this Paper is just 2KB compare to the large size of Lookup table used in [3]. The
algorithm mentioned in [3] is also slightly modified to reduce the error. A course and
a fine quotient is found and then added together to get the final result. This algorithm
is explained in detail in the later sections of this chapter. Section 3.2.1 describes the
IEEE-754 standard for Single Precision Floating Point number. Section 3.2.2 describes
the Algorithm and Architecture used in this project while Section 3.2.3 shows the Error
Analysis and Error induced due to this Algorithm.
3.2.1 IEEE-754 Standard for Floating Point Numbers
The IEEE-754 Standard was developed specially for Computers to recognize and perform
operations on Floating point numbers developed by the Institute of Electrical and Elec-
tronics Engineers in 1985 which was later modified in June 2008. It provides a standardize
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method for performing computation in floating point point numbers. The major advantage
of this standard is to be able perform operations on floating point numbers independent
of it being on a software or hardware platform or even combination of the two.
The IEEE 754 standard allows the user to specify the floating point number into various
different formats such as Single Precision, Double Precision, Extended and Extendable
Precision according to user requirements. This standard includes formats to define both
Binary and decimal floating point formats, performing Arithmetic operations on them,
conversion of Binary Floating point to Decimal Floating point and vice-versa and also
Exception handling for numbers who comes in the category of Not A Number (NaN) [21]
defined in Section 3.2.1.2. The floating point formats in Single and Double Precision format
is discussed in the below Section 3.2.1.1
3.2.1.1 Floating Point Format
IEEE 754 standard allows the user to define a floating point number into various different
formats such as Single Precision, Double Precision, Extended and Extendable Precision. In
this section, Single and Double Precision format for representing floating point numbers is
discussed. Both of the these formats are divided in three parts namely Sign Bit, Exponent
Bit and Mantissa or Significand Bit, the difference being in the size of the Single Precision
and Double Precision format shown in Figure 3.2 and Figure 3.3
Figure 3.2: Single Precision Floating Point Format[4]
. The Single Precision format consists of 32 bits whereas Double Precision format
consists of 64 bit where the MSB 1 bit defines the Sign of the number in both the format.
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Figure 3.3: Double Precision Floating Point Representation[4]
The Exponent part in the Single precision format is stored in excess 127 format where
the range of the exponent part can be between 128 to -127. Similarly for the double
precision format, the exponent part is represented in excess 2048 format and the range
of it is between 1023 to -1022. Thus a very small number can be defined using both of
these formats. The Mantissa/Significand part is a bit tricky in both of these formats. The
mantissa is always stored in normalized form which means 1 is considered to be always
present in the MSB part of the Mantissa also called as implicit 1 in the MSB. As this 1 is
always considered to be present in the MSB this 1 in the MSB is never stored in Mantissa
part of both Single and Double Precision format but it is always used if any operation
considering it to be present. It can be explained by the following example.
Eg. Number 4.5 can be written in Floating point Binary as
4.5 = 100.1
The result in the normalised form is represented as
4.5 = 1.001 X 22
To store this number in the Single Precision form, the Mantissa is stored as 001 while
the exponent is incremented by 2 to take care of the normalized form.Therefore 4.5 in
single precision format is stored as 0x4090_0000. Due to this normalization, storing the
Mantissa part becomes a slightly complex operation due to the implicit hidden 1 in the
Mantissa Part. If the value of the Mantissa part is less than 1.0, then a left shift operation is
performed till the MSB bit is 1. The number of times this left shift operation is performed,
the Exponent bit is decreased by the same amount. Similarly, if the number is greater than
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2.0, then a right shift operation is performed till the value is than 2.0 and the exponent
bit is increase by the same amount [22]. This operation is applicable to both the Single
and Double Precision format.
Processing on the Double Precision Floating Point format is slower than it’s counter
part Single Precision Floating Point form due to its size. Thus Single Precision format is
used in most of the processors. Majority of the times, the Double Precision format is used
for Parallel computing in the GPU’s.
3.2.1.2 Not A Number (NaN)
IEEE 754 standard has an inbuilt way to define not defined numbers. Operations such as
a number divided by 0 will result in infinity and thus result in exception case of number
overflow. Also operations such as taking a square root of a negative number will result
in an Imaginary number which will trigger the exception handling of this format number.
The IEEE 754 standard defines such exception numbers as Not a Number (NaN). It should
be taken into account that NaN numbers are not equal to infinity, it is just a technique to
represent exceptional cases in operation [21], [4]. IEEE - 754 format supports two types of
NaN namely Signaling and Quiet in all floating point operations [21].
3.2.2 Algorithm and Architecture
Equation 3.5 can be considered as the Course Coefficient of the Quotient. As discussed in
Section 3.1, Hung’s divider induces an error in the final result. This error can be reduced by
introducing adding Course and Fine Coefficients of the Quotients. The course coefficient
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from Equation 3.5 can be defined as
Ỹ = X(Yh − Yl)
Y 2h
(3.7)
Where Ỹ is defined as the course coefficient.
From [15], the subdividend X̃ can be defined as,
X̃ ≈ X − Y · Q̃





















Y 2h − Y 2h + Y 2l )
Y 2h
)






This Subdividend X̃ can be utilized to find the fine coefficient ˜̃Q. This can be found
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using the value of X̃ from equation 3.8 in equation 3.7 which would give us.
˜̃
Q = X̃(Yh − Yl)
Y 2h
(3.9)
According to [15], the Final Quotient can be derived by adding Equation 3.7 and 3.9,
Q = Q̃ + ˜̃Q
= X(Yh − Yl)
Y 2h
+ X̃(Yh − Yl)
Y 2h
= (X + X̃)(Yh − Yl)
Y 2h
(3.10)
= (X + X̃)A
= (X + X − Y · Q̃)A
= (2X − Y · AX)A
= (2 − AY )AX (3.11)
where,
A = (Yh − Yl)
Y 2h
(3.12)
3.2 Single Precision Floating Point Divider Algorithm 21
Equation 3.11 refers to the final equation of the Single Precision Floating Point Di-
vider. Equation 3.11 can also be implemented for Double Precision floating point division
by increasing the size of the Multiplier and Lookup table[23]. This algorithm can be
implemented using the Pipeline Architecture shown in Figure 3.4.
In the first stage, the dividend Y is separated into two terms Yh and Yl where the Yh
is 12 bits MSB, while Ylis 11 bits LSB. Yh is then concatenated with the implicit 1 of the
Mantissa in Floating Point Representation. The value of Yh thus becomes 13 bits which is
then subtracted with Yl.
The lookup table is constructed in the form of ROM implementation and the input Yh
is considered to be the address of the memory location. The memory location the value
of 1/(Yh)2 is stored in Single precision floating point format. This storage in the single
precision format is important because the equation 1/(Yh)2 would result in a floating point
number. Thus it needs to be stored in a standardized format so that the resultant value
from the Lookup table can be easily utilized in the later stages of the Pipeline. At the same
time, value of (Yh − Yl) is also calculated. As mentioned above, Yh is concatenated with
1 at the MSB, therefore the result of this subtraction is never a negative number. This
value is also converted into Single Precision Floating point format to simplify the further
operations.
These results achieved in first stage of pipeline are then multiplied with each other to
obtain the value of A described by Equation 3.12. A 32 bit floating point multiplier is used
to perform this operation. As discussed in Section 3.2.1, special care needs to be taken for
floating point multiplication. The 32 bit number in Single Precision format is first separated
into its Sign, Exponent and Mantissa bits. This number is then checked with all the NaN
conditions and then if this test passes then the Mantissa is unpacked from its Normalized
form [22]. The 23 bit Mantissa is converted into a 24 bit number and then multiplication
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Figure 3.4: Architecture of the Divider
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of the Mantissa is carried out [5]. The exponent bit of the two inputs are added while
an Ex-OR operation is carried out with the sign bit of both inputs to the Multiplier [24].
The architecture of the Multiplier used in this operation is described in Chapter 4. The
result of the multiplication operation is truncated to 24 bits and then a packing operation
is carried out on to Normalize the Mantissa. Finally, the Sign, Exponent and Mantissa bits
are then concatenated to get the final result of Floating point multiplication. The value of
A achieved in the second stage is multiplied with the Dividend X and Divisor Y to get the
product AX and AY . Similar multiplication operation is carried out in the third stage as
to the second stage.
In the fourth stage of Pipeline, the(2 − AY ) operation is carried out using a floating
point subtracter module. Similar to multiplication operation, the mantissa needs to be
unpacked for Subtraction too. But here, the exponent of both the inputs first needs to be
made equal and the Matissa bits are adjusted accordingly. After unpacking the subtraction
operation is carried out on the Mantissa bits. The same algorithm can be used for addition
by just Adding the Mantissa bits instead of Subtracting. The Sign, Exponent and Matissa
bits are then concatenated to get the result of Pipeline Stage four. This result is then
multiplied with the product of AX using the same multiplier algorithm explained above
to get the final result of Division operation.
3.2.3 Error Analysis
Similar to Section 3.1.2, even this algorithm induces an error. There are three types of
error induced in the algorithm which are error due to the lookup table, rounding error
in Multiplication operation and rounding error in Subtraction operation. Four Floating
point multipliers are used in the overall algorithm and the total error in the algorithm is
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as follows,
ET = ELT + ES + Em1 + Em2 + Em3 + Em4 (3.13)
Where,
ET= Total Error
ELT = Lookup table rounding error
ES= Rounding error due to Subtraction
EM1= Rounding error due to first Multiplication
EM2= Rounding error due to second Multiplication
Em3= Rounding error due to third Multiplication
Em4= Rounding error due to fourth Multiplication
The lookup table error is due to limiting the storage of the 1/(Yh)2 term. This is done
to reduce the size of the lookup table. This reduction in the bit width of the Y results in
the Lookup table error. The multipliers used in this algorithm are 24 bit multipliers which
results in a 48 bit result. Thus the result of this multiplication operation is truncated to
24 bits MSB which results in the rounding error. All the errors can be minimized similar
to the method discuss in Section 3.1.2. In [15] an error due to limitation of entries in the
lookup table is also introduced as they restrict the number of entries to reduce the size of
the lookup table which is not the case in the algorithm used in this paper.
Chapter 4
Wallace Tree Multiplier
Similar to Division, Multiplication is also an important arithmetic operation in today’s
processors. The basic multiplier consists of Adders, Shifters and AND gate to perform the
multiplication shown in figure 4.1. A basic 4 bit multiplier is shown in the Figure 4.1 which
results in an 8bit product. PPO, PP1, PP2 and PP3 are the partial products generated
using the AND gate in the multiplication operation. A sum of this partial product is
calculate using ADDER to generate the final result of Multiplication. The number of
partial products generated increases with respect to the Multiplier’s bit size. For a 16
bit adder, the 256 partial products are generated. This number can be reduce by using
Booth’s Encoding which is a technique to reduce the number of Partial products generated
during a multiplication operation [24].
Booth’s Algorithm is one of the most commonly used algorithm for Multiplications
operation used for both signed and unsigned numbers. It uses Shift operation which are
faster than Adders, to perform multiplication. A high speed piplined divider in discussed
in [24] where they use booth encoding to reduce the number of partial products. Figure
4.2 shows Booth’s Multiplier Algorithm for a 32 bit Multiplier. It checks the 2 bit’s of
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Figure 4.1: Basic Multiplier [5]
the multiplicand and does the operation accordingly. As seen from Figure 4.2 it performs
No Operation if these 2 bits are 00 or 11 while it performs an Addition or Subtraction
operation depending on these two bits.
Booth encoding is used in [5] where the generated partial products are later added using
Carry Look Ahead Adder. Booth’s encoding is a technique used to reduce the number of
Partial Products generated which are the main agent of time required for Multiplication
operation. Booth’s encoding can reduce these number of Partial products generated to
almost half by using Radix-4 technique.
As seen from Figure 4.3 a Carry Look Ahead Adder is used to calculate the sum of
the partial product. This CLA’s have a huge drawback of propagation delay due to the
fact that every addition operation has to wait for the previous Carry bit to be generated
creating a huge delay in operation. As the CLA is used in every stage, the propagation
delay induced in this Multiplier would huge and may not meet the timing requirement. To
reduce the propagation delay induced due to this CLA adders, a Wallace Tree Algorithm
described in Section 4.1 can be used.
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Figure 4.2: Booth’s Algorithm
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Figure 4.3: 8 Bit Multiplier Using CLA Adder [5]
4.1 Algorithm
The major advantage Wallace Tree Algorithm provides compared to the traditional CLA
adders in the Multiplier is that the Adder operation does not have to wait for the previous
stage Carry. It only considers the previous stage generated Carry at a later stage instead
of waiting it during every Adder operation. This reduces the propagation delay drastically
as we increase the size of the multiplier.
Figure 4.4 shows a Wallace Tree algorithm for an 8bit Multiplier. In Wallace Tree
Algorithm, all the Partial products of the Multiplication are calculated in the first stage.
These partial products are calculated using an AND gate where each bit of Multiplicand is
ANDed with every bit of the Multiplier. Sum of partial products is calculated using Half
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Figure 4.4: 8 Bit Wallace Tree Multiplier
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and Full Adders according to the number of Partial products in each column. Whenever
an Addition operation is performed in a column, the generated carry is placed in the
neighboring column similar to CLA adder but the addition in the neighboring column is
independent of this generated carry in that stage [25]. In the next stage, this generated
carry is used in the addition operation and thus the addition operations are not restricted
because of the generated carry. As seen from figure 4.4, addition of the partial products
is carried out in different stages, thus a pipeline architecture can be implemented to on
Wallace tree multiplier.
An entirely combinational circuit is used to implement the Wallace Tree Multiplier in
this project. All the partial products were calculated by using AND gate between every
bit of Multiplicand and Multiplier. Approximately a 576 partial products were generated
in the first stage on which addition operation was carried out in 10 stages. Half of the
bits of the final results are generated by the 8th stage of the addition. This is achieved
by adding according to the remaining partial products as the algorithm progresses. This
further reduces the propagation delay as only half of the final result needs to be calculated
in the last stage, thus resulting in a CLA adder only for half of the bits in the final stage.
Chapter 5
Results
This chapter discusses the results from the implementation of the Single Precision Divider
and Multiplier.
5.1 Floating Point Divider
The Single Precision Floating Point Divider was implemented using the Architecture de-
scribed in Chapter 3.2.2. It was synthesized on different technologies using two pass syn-
thesis strategy: RTL logic synthesis followed by Design for Test (DFT) synthesis. A full
scan methodology was used in the synthesis for test structure insertion, which inserts scan
chains throughout the design for testing. A clock of 50Mhz was used during the testing of
the entire design.
5.2 Floating Point Multiplier
As discussed in Chapter 4, the Multiplier was implemented using a Wallace Tree Algorithm.
Similar to the Floating point Divider, the Multiplier was also Synthesized on a different
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Table 5.1: Area, Power, Timing, and DFT Coverage of Divider
32nm 65nm 180nm
Area
Sequential Area 23901 31325 250607
Combinational Area 84598 80222 563934
Buf/Inv Area 4982 4060 15750
Total Area 145245 111548 814542
Power
Internal Power 1.533E3 mW 1.99 mW 14.4372 mW
Switching Power 65.6268 mW 0.1134 mW 2.3339 mW
Leakage Power 1.025E10pW 5.2629e03 nW 3.807E3 nW
Total Power 1.167E5 mW 2.1161 mW 16.7749 mW
Timing Slack 14.845ns 14.065ns 14.392ns
DFT Coverage 98.38% 99.54% 99.57%
Latency (Clock Cycles) 41 41 41
Figure 5.1: 32nm Divider Result
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Figure 5.2: 65nm Divider Result
Figure 5.3: 180nm Divider Result
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Table 5.2: Area, Power, Timing, and DFT Coverage of Multiplier
32nm 65nm 180nm
Area
Sequential Area 2855 3507 28866
Combinational Area 12178 11741 83991
Buf/Inv Area 637 416 2125
Total Area 19370 15249 112858
Power
Internal Power 197.876 mW 0.2797 mW 2.169 mW
Switching Power 19.6011 mW 2.877E-02 mW 0.5953 mW
Leakage Power 1.4197E09 pW 668.708 nW 591.9263 nW
Total Power 1.6372E03 mW 0.3092 mW 2.7649 mW
Timing Slack 14.4904ns 14.923ns 16.5276ns
DFT Coverage 99.44% 99.42% 99.33%
Latency (Clock Cycles) 9 9 9
technologies using two different synthesis options, RTL logic synthesis and DFT Synthesis
with a full scan methodology.
Chapter 6
Conclusions
This chapter discusses conclusions from this project as well as future work that could be
completed.
6.1 Conclusions
This paper describes implementation of a Floating point Divider and Multiplier which was
benchmarked on different technologies. A standard 31 stage pipeline was implemented on
the Divider while a 9 stage Pipeline was implemented on the Multiplier. The goal of this
project was to implement a Divider and Multiplier using pipeline architecture so that once
the pipeline is filled, there will be an output at the end of every clock cycle.
6.2 Future Work
The multiplier and the divider can always be improved and optimized. This paper discusses
about the implementation of a Single Precision Multiplier and Divider. In future the same
algorithm can be implemented on a Double Precision floating point number. In this project,
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the Multiplier has a latency of 9 clock cycles while the Divider has a latency of 31 clock
cycles. In future, work can be done to reduce the latency of both of them. The number of
partial products generated in the multiplier can be reduced by using Booth’s Encoding.
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Appendix I
Source Code
I.1 Floating Point Divider
1 module mvk_div (
2 r e s e t ,





8 d i v i s o r ,
9 answer ,





15 r e s e t , // system r e s e t
16 c l k ; // system c lo ck
17
18 input
19 scan_in0 , // t e s t scan mode data input
20 scan_en , // t e s t scan mode enable
21 test_mode ; // t e s t mode s e l e c t
I.1 Floating Point Divider I-2
22
23 output
24 scan_out0 ; // t e s t scan mode data output
25
26 // inputs and outputs
27 input
28 [ 3 1 : 0 ] dividend , d i v i s o r ;
29
30 output
31 [ 3 1 : 0 ] answer ;
32
33 output reg









43 stal l_mc4 ;
44
45 reg








54 [ 1 1 : 0 ] address ;
55
56 wire
57 [ 2 9 : 0 ] lut_output ;
58
59 wire
60 [ 3 1 : 0 ] dividend_3 ,
61 d iv i sor_3 ;
62 reg
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75 div isor_0 ,
76 dividend_1 ,
77 div isor_1 ,
78 dividend_2 ,
79 div isor_2 ,
80 dividend_4 ,













94 mvk_stage_1 stage11 ( r e s e t , c lk , scan_in0 , scan_en , test_mode ,
address , lut_output , scan_out0 ) ; // Ca l cu la te va lue from LUT
95 mvk_subtractor subtract11 ( r e s e t , c lk , scan_in0 , scan_en ,
test_mode , yh_1 , yl_1 , sub_module_output , scan_out0 ) ;
96
97 mvk_float_mult mult11 ( r e s e t , c lk , scan_in0 , scan_en , test_mode ,
a_input_1 , a_input_2 , a_output , scan_out0 ) ; // Ca l cu la t e A
98
99 mvk_float_mult mult12 ( r e s e t , c lk , scan_in0 , scan_en , test_mode ,
Ax_input_1 , Ax_input_2 , Ax_output , scan_out0 ) ; // Ca l cu la te
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AX
100 mvk_float_mult mult13 ( r e s e t , c lk , scan_in0 , scan_en , test_mode ,
Ay_input_1 , Ay_input_2 , Ay_output , scan_out0 ) ; // Ca l cu la te
AY
101
102 mvk_stage_2 stage21 ( r e s e t , c lk , scan_in0 , scan_en , test_mode ,
delay_in , delay_out , scan_out0 ) ;
103
104 mvk_stage_2 stage22 ( r e s e t , c lk , scan_in0 , scan_en , test_mode ,
dividend_2 , dividend_3 , scan_out0 ) ;
105
106 mvk_stage_2 stage23 ( r e s e t , c lk , scan_in0 , scan_en , test_mode ,
div isor_2 , div isor_3 , scan_out0 ) ;
107
108 mvk_sub sub11 ( r e s e t , c lk , scan_in0 , scan_en , test_mode , scan_out0
, subtractor_input_1 , subtractor_input_2 , subtractor_out_1 ) ;
109
110 mvk_float_mult mult14 ( r e s e t , c lk , scan_in0 , scan_en , test_mode ,
final_mult_1 , final_mult_2 , f ina l_output , scan_out0 ) ; //
Ca l cu la te AY
111
112 a s s i gn answer = ( r e s e t == 1 ' b1 ) ? 32 ' d0 : f ina l_output ;
113
114 always @( posedge c l k or posedge r e s e t )
115 begin
116 i f ( r e s e t )
117 begin
118 over f l ow_f lag <= 1 ' b1 ;
119 stal l_mc <= 1 ' b1 ;
120 stal l_mc0 <= 1 ' b0 ;
121 stal l_mc1 <= 1 ' b0 ;
122 stall_mc1_1 <= 1 ' b0 ;
123 stal l_mc2 <= 1 ' b0 ;
124 stal l_mc3 <= 1 ' b0 ;
125 stal l_mc4 <= 1 ' b0 ;
126 end
127 e l s e
128 begin
129 i f ( stal l_mc4 == 1 ' b1 ) //We c a l c u l a t e (2−Ay)Ax which i s
the f i n a l Answer
130 begin
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131 final_mult_1 <= subtractor_out_1 ;
132 final_mult_2 <= delay_out ;
133 end
134
135 i f ( stal l_mc3 == 1 ' b1 ) //We c a l c u l a t e 2−Ay
136 begin
137 subtractor_input_1 <= 32 ' h4000_0000 ;
138 subtractor_input_2 <= Ay_output ;
139 delay_in <= Ax_output ;
140 stal l_mc4 <= 1 ' b1 ;
141 end
142
143 i f ( stal l_mc2 == 1 ' b1 ) //We c a l c u l a t e Ax and Ay
144 begin
145 Ax_input_1 <= dividend_3 ;
146 Ax_input_2 <= a_output ;
147 Ay_input_1 <= div i sor_3 ;
148 Ay_input_2 <= a_output ;
149 stal l_mc3 <= 1 ' b1 ;
150 end
151
152 i f ( stal l_mc1 == 1 ' b1 ) //We c a l c u l a t e A
153 begin
154 a_input_1 <= {1 'b0 , lut_output } ; //We c a l l
M u l t i p l i e r Module
155 a_input_2 <= sub_module_output ; // This i s the
second input to mult module
156 dividend_2 <= dividend_1 ;
157 d iv i sor_2 <= div i sor_1 ;
158 stal l_mc2 <= 1 ' b1 ;
159 end
160
161 i f ( stal l_mc0 == 1 ' b1 ) // In t h i s s tage we c a l c u l a t e ( yh
− y l ) and a l s o Get value from LUT
162 begin
163 yh_1 <= yh_0 ; //Give input to yh − y l module
164 yl_1 <= yl_0 ;
165 stal l_mc1 <= 1 ' b1 ;
166 dividend_1 <= dividend_0 ;
167 d iv i sor_1 <= div i sor_0 ;
168 end
I.2 Floating Point Multiplier I-6
169
170 i f ( stal l_mc == 1 ' b1 ) // In t h i s s tage we c a l c u l a t e ( yh
− y l ) and a l s o Get va lue from LUT
171 begin
172 dividend_0 <= div idend ;
173 d iv i sor_0 <= d i v i s o r ;
174 yh_0 <= d i v i s o r [ 2 2 : 1 1 ] ; //Give input to yh − y l
module
175 yl_1 <= d i v i s o r [ 1 0 : 0 ] ;
176 address <= d i v i s o r [ 2 2 : 1 1 ] ; // This the address we
g ive to f i nd 1/yh^2






183 endmodule // mvk_div
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1 module mvk_float_mult (
2 r e s e t ,











14 r e s e t , // system r e s e t
15 c l k ; // system c lo ck
16
17 input
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18 scan_in0 , // t e s t scan mode data input
19 scan_en , // t e s t scan mode enable
20 test_mode ; // t e s t mode s e l e c t
21
22 output
23 scan_out0 ; // t e s t scan mode data output
24
25 input
26 [ 3 1 : 0 ] input_a ;
27
28 input
29 [ 3 1 : 0 ] input_b ;
30
31 output
32 [ 3 1 : 0 ] output_z ;
33
34 reg
35 [ 3 : 0 ] s t a t e ;
36
37 reg
38 [ 8 : 0 ] xyz ;
39
40 parameter
41 get_a = 4 'd0 ,
42 get_b = 4 'd1 ,
43 unpack = 4 'd2 ,
44 check_nan_case = 4 'd3 ,
45 normalise_a = 4 'd4 ,
46 normalise_b = 4 'd5 ,
47 multiply_0 = 4 'd6 ,
48 multiply_1 = 4 'd7 ,
49 normalise_1 = 4 'd8 ,
50 normalise_2 = 4 'd9 ,
51 round = 4 ' d10 ,
52 pack = 4 ' d11 ,
53 put_z = 4 ' d12 ;
54
55 reg
56 [ 3 1 : 0 ] a , b , z ;
57
58 reg
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59 [ 2 3 : 0 ] a_m_1, b_m_1, a_m_2, b_m_2, a_m_3, b_m_3;
60
61 reg
62 [ 2 3 : 0 ] z_m_1, z_m_2, z_m_3, z_m_4, z_m_5;
63
64 reg
65 [ 9 : 0 ] a_e_1 , b_e_1 , a_e_2 , b_e_2 , a_e_3 , b_e_3 ;
66
67 reg
68 [ 9 : 0 ] z_e_1 , z_e_2 , z_e_3 , z_e_4 , z_e_5 ;
69
70 reg
71 a_s_1 , b_s_1 , a_s_2 , b_s_2 , a_s_3 , b_s_3 , z_s_1 , z_s_2 , z_s_3
, z_s_4 , z_s_5 ;
72
73 reg
74 guard_2 , round_bit_2 , sticky_2 , guard_3 , round_bit_3 ,
sticky_3 , guard_4 , round_bit_4 , st icky_4 ;
75
76 reg





82 product_st icky ;
83
84 reg
85 [ 3 1 : 0 ] s_output_z ;
86
87 reg














101 stal l_mc9 ;
102
103 reg
104 s p e c i a l ;
105
106 // reg
107 // [ 4 9 : 0 ] product_1 ;
108
109 //mvk_mult mult11 ( r e s e t , c lk , scan_in0 , scan_en , test_mode ,
mult ip l i cand , mu l t i p l i e r , product , product_guard ,
product_round , product_sticky , scan_out0 ) ;
110
111 //mvk_mult mult11 ( r e s e t , c lk , scan_in0 , scan_en , test_mode ,
mult ip l i cand , mu l t i p l i e r , product , scan_out0 ) ;
112
113 a s s i gn output_z = s_output_z ;
114
115
116 always @( posedge c l k )
117 begin
118 i f ( r e s e t == 1)
119 begin
120 s t a t e <= unpack ;
121 xyz = 0 ;
122 stal l_mc <= 1 ' b0 ;
123 stal l_mc0 <= 1 ' b1 ;
124 stal l_mc1 <= 1 ' b1 ;
125 stal l_mc2 <= 1 ' b1 ;
126 stal l_mc3 <= 1 ' b1 ;
127 stal l_mc4 <= 1 ' b1 ;
128 stal l_mc5 <= 1 ' b1 ;
129 stal l_mc6 <= 1 ' b1 ;
130 stal l_mc7 <= 1 ' b1 ;
131 stal l_mc8 <= 1 ' b1 ;
132 stal l_mc9 <= 1 ' b1 ;
133 a_m_1 <= 0 ;
134 b_m_1 <= 0 ;
135 a_m_2 <= 0 ;
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136 b_m_2 <= 0 ;
137 a_m_3 <= 0 ;
138 b_m_3 <= 0 ;
139 a_e_1 <= 0 ;
140 b_e_1 <= 0 ;
141 a_e_2 <= 0 ;
142 b_e_2 <= 0 ;
143 a_e_3 <= 0 ;
144 b_e_3 <= 0 ;
145 a_s_1 <= 0 ;
146 b_s_1 <= 0 ;
147 a_s_2 <= 0 ;
148 b_s_2 <= 0 ;
149 a_s_3 <= 0 ;
150 b_s_3 <= 0 ;
151 end
152 e l s e
153 begin
154 i f ( stal l_mc8 == 1 ' b0 )
155 begin
156 s_output_z [22 : 0 ] <= z_m_5 [ 2 2 : 0 ] ;
157 s_output_z [30 : 23 ] <= z_e_5 [ 7 : 0 ] + 127 ;
158 s_output_z [ 3 1 ] <= z_s_5 ;
159 i f ( $s igned (z_e_5) == −126 && z_m_5[ 2 3 ] == 0)
160 begin
161 s_output_z [30 : 23 ] <= 0 ;
162 end
163 // i f over f l ow occurs , r e turn i n f
164 i f ( $s igned (z_e_5) > 127)
165 begin
166 s_output_z [22 : 0 ] <= 0 ;
167 s_output_z [30 : 23 ] <= 255 ;
168 s_output_z [ 3 1 ] <= z_s_5 ;
169 end
170 stal l_mc9 <= 1 ' b0 ;
171 end //End stal l_mc8 block
172
173 i f ( stal l_mc7 == 1 ' b0 )
174 begin
175 /∗
176 i f ( guard_4 && ( round_bit_4 | st icky_4 | z_m_4 [ 0 ] ) )
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177 begin
178 z_m_5 <= z_m_4 + 1 ;
179 i f (z_m_4 == 24 ' h f f f f f f )
180 begin
181 z_e_5 <=z_e_4 + 1 ;
182 end
183 e l s e
184 begin
185 z_e_5 <= z_e_4 ;
186 end
187 z_s_5 <= z_s_4 ;
188 end
189 e l s e
190 begin
191 ∗/
192 z_m_5 <= z_m_4;
193 z_e_5 <= z_e_4 ;
194 z_s_5 <= z_s_4 ;
195 // end
196 // s t a t e <= pack ;
197 stal l_mc8 <= 1 ' b0 ;
198 end //End stal l_mc7 block
199
200 i f ( stal l_mc6 == 1 ' b0 )
201 begin
202 i f ( $s igned (z_e_3) < −126)
203 begin
204 xyz = −126 − $s igned (z_e_3) ;
205 case ( xyz )
206 1 :
207 begin
208 z_e_4 <= z_e_3 + 1 ;
209 z_m_4 <= z_m_3 >> 1 ;
210 guard_4 <= z_m_3 [ 0 ] ;
211 round_bit_4 <= guard_3 ;




216 z_e_4 <= z_e_3 + 2 ;
217 z_m_4 <= z_m_3 >> 2 ;
I.2 Floating Point Multiplier I-12
218 guard_4 <= z_m_3 [ 1 ] ;
219 round_bit_4 <= z_m_3 [ 0 ] ;




224 z_e_4 <= z_e_3 + 3 ;
225 z_m_4 <= z_m_3 >> 3 ;
226 guard_4 <= z_m_3 [ 2 ] ;
227 round_bit_4 <= z_m_3 [ 1 ] ;




232 z_e_4 <= z_e_3 + 4 ;
233 z_m_4 <= z_m_3 >> 4 ;
234 guard_4 <= z_m_3 [ 3 ] ;
235 round_bit_4 <= z_m_3 [ 2 ] ;




240 z_e_4 <= z_e_3 + 5 ;
241 z_m_4 <= z_m_3 >> 5 ;
242 guard_4 <= z_m_3 [ 4 ] ;
243 round_bit_4 <= z_m_3 [ 3 ] ;




248 z_e_4 <= z_e_3 + 6 ;
249 z_m_4 <= z_m_3 >> 6 ;
250 guard_4 <= z_m_3 [ 5 ] ;
251 round_bit_4 <= z_m_3 [ 4 ] ;




256 z_e_4 <= z_e_3 + 7 ;
257 z_m_4 <= z_m_3 >> 7 ;
258 guard_4 <= z_m_3 [ 6 ] ;
I.2 Floating Point Multiplier I-13
259 round_bit_4 <= z_m_3 [ 5 ] ;




264 z_e_4 <= z_e_3 + 8 ;
265 z_m_4 <= z_m_3 >> 8 ;
266 guard_4 <= z_m_3 [ 7 ] ;
267 round_bit_4 <= z_m_3 [ 6 ] ;




272 z_e_4 <= z_e_3 + 9 ;
273 z_m_4 <= z_m_3 >> 9 ;
274 guard_4 <= z_m_3 [ 8 ] ;
275 round_bit_4 <= z_m_3 [ 7 ] ;




280 z_e_4 <= z_e_3 + 10 ;
281 z_m_4 <= z_m_3 >> 10 ;
282 guard_4 <= z_m_3 [ 9 ] ;
283 round_bit_4 <= z_m_3 [ 8 ] ;




288 z_e_4 <= z_e_3 + 11 ;
289 z_m_4 <= z_m_3 >> 11 ;
290 guard_4 <= z_m_3 [ 1 0 ] ;
291 round_bit_4 <= z_m_3 [ 9 ] ;




296 z_e_4 <= z_e_3 + 12 ;
297 z_m_4 <= z_m_3 >> 12 ;
298 guard_4 <= z_m_3 [ 1 1 ] ;
299 round_bit_4 <= z_m_3 [ 1 0 ] ;
I.2 Floating Point Multiplier I-14




304 z_e_4 <= z_e_3 + 13 ;
305 z_m_4 <= z_m_3 >> 13 ;
306 guard_4 <= z_m_3 [ 1 2 ] ;
307 round_bit_4 <= z_m_3 [ 1 1 ] ;




312 z_e_4 <= z_e_3 + 14 ;
313 z_m_4 <= z_m_3 >> 14 ;
314 guard_4 <= z_m_3 [ 1 3 ] ;
315 round_bit_4 <= z_m_3 [ 1 2 ] ;




320 z_e_4 <= z_e_3 + 15 ;
321 z_m_4 <= z_m_3 >> 15 ;
322 guard_4 <= z_m_3 [ 1 4 ] ;
323 round_bit_4 <= z_m_3 [ 1 3 ] ;




328 z_e_4 <= z_e_3 + 16 ;
329 z_m_4 <= z_m_3 >> 16 ;
330 guard_4 <= z_m_3 [ 1 5 ] ;
331 round_bit_4 <= z_m_3 [ 1 4 ] ;




336 z_e_4 <= z_e_3 + 17 ;
337 z_m_4 <= z_m_3 >> 17 ;
338 guard_4 <= z_m_3 [ 1 6 ] ;
339 round_bit_4 <= z_m_3 [ 1 5 ] ;
340 st icky_4 <= sticky_3 | z_m_3 [ 1 6 ] ;




344 z_e_4 <= z_e_3 + 18 ;
345 z_m_4 <= z_m_3 >> 18 ;
346 guard_4 <= z_m_3 [ 1 7 ] ;
347 round_bit_4 <= z_m_3 [ 1 6 ] ;




352 z_e_4 <= z_e_3 + 19 ;
353 z_m_4 <= z_m_3 >> 19 ;
354 guard_4 <= z_m_3 [ 1 8 ] ;
355 round_bit_4 <= z_m_3 [ 1 7 ] ;




360 z_e_4 <= z_e_3 + 20 ;
361 z_m_4 <= z_m_3 >> 20 ;
362 guard_4 <= z_m_3 [ 1 9 ] ;
363 round_bit_4 <= z_m_3 [ 1 8 ] ;




368 z_e_4 <= z_e_3 + 21 ;
369 z_m_4 <= z_m_3 >> 21 ;
370 guard_4 <= z_m_3 [ 2 0 ] ;
371 round_bit_4 <= z_m_3 [ 1 9 ] ;




376 z_e_4 <= z_e_3 + 22 ;
377 z_m_4 <= z_m_3 >> 22 ;
378 guard_4 <= z_m_3 [ 2 1 ] ;
379 round_bit_4 <= z_m_3 [ 2 0 ] ;
380 st icky_4 <= sticky_3 | z_m_3 [ 2 1 ] ;
381 end
I.2 Floating Point Multiplier I-16
382 23 :
383 begin
384 z_e_4 <= z_e_3 + 23 ;
385 z_m_4 <= z_m_3 >> 23 ;
386 guard_4 <= z_m_3 [ 2 2 ] ;
387 round_bit_4 <= z_m_3 [ 2 1 ] ;




392 e l s e
393 begin
394 z_e_4 <= z_e_3 ;
395 z_m_4 <= z_m_3;
396 guard_4 <= guard_3 ;
397 round_bit_4 <= round_bit_3 ;
398 st icky_4 <= sticky_3 ;
399 end
400 // s t a t e <= round ;
401 z_s_4 <= z_s_3 ;
402 stal l_mc7 <= 1 ' b0 ;
403 end //End stal l_mc6 block
404
405 i f ( stal l_mc5 == 1 ' b0 )
406 begin
407 casex (z_m_2)
408 24 'b1xxx_xxxx_xxxx_xxxx_xxxx_xxxx :
409 begin
410 // s t a t e <= normalise_2 ;
411 z_m_3 <= z_m_2;
412 z_e_3 <= z_e_2 ;
413 stal l_mc6 <= 1 ' b0 ;
414 end
415 24 'b01xx_xxxx_xxxx_xxxx_xxxx_xxxx :
416 begin
417 z_e_3 <= z_e_2 − 1 ;
418 z_m_3 <= z_m_2 << 1 ;
419 z_m_3 [ 0 ] <= guard_2 ;
420 guard_3 <= round_bit_2 ;
421 round_bit_3 <= 0 ;
422 end
I.2 Floating Point Multiplier I-17
423 24 'b001x_xxxx_xxxx_xxxx_xxxx_xxxx :
424 begin
425 z_e_3 <= z_e_2 − 2 ;
426 z_m_3 <= z_m_2 << 2 ;
427 z_m_3 [ 0 ] <= round_bit_2 ;
428 guard_3 <= 0 ;
429 round_bit_3 <= 0 ;
430 end
431 24 'b0001_xxxx_xxxx_xxxx_xxxx_xxxx :
432 begin
433 z_e_3 <= z_e_2 − 3 ;
434 z_m_3 <= z_m_2 << 3 ;
435 z_m_3 [ 0 ] <= 0 ;
436 guard_3 <= 0 ;
437 round_bit_3 <= 0 ;
438 end
439 24 'b0000_1xxx_xxxx_xxxx_xxxx_xxxx :
440 begin
441 z_e_3 <= z_e_2 − 4 ;
442 z_m_3 <= z_m_2 << 4 ;
443 z_m_3 [ 0 ] <= 0 ;
444 guard_3 <= 0 ;
445 round_bit_3 <= 0 ;
446 end
447 24 ' b0000_01xx_xxxx_xxxx_xxxx_xxxx :
448 begin
449 z_e_3 <= z_e_2 − 5 ;
450 z_m_3 <= z_m_2 << 5 ;
451 z_m_3 [ 0 ] <= 0 ;
452 guard_3 <= 0 ;
453 round_bit_3 <= 0 ;
454 end
455 24 ' b0000_001x_xxxx_xxxx_xxxx_xxxx :
456 begin
457 z_e_3 <= z_e_2 − 6 ;
458 z_m_3 <= z_m_2 << 6 ;
459 z_m_3 [ 0 ] <= 0 ;
460 guard_3 <= 0 ;
461 round_bit_3 <= 0 ;
462 end
463 24 ' b0000_0001_xxxx_xxxx_xxxx_xxxx :
I.2 Floating Point Multiplier I-18
464 begin
465 z_e_3 <= z_e_2 − 7 ;
466 z_m_3 <= z_m_2 << 7 ;
467 z_m_3 [ 0 ] <= 0 ;
468 guard_3 <= 0 ;
469 round_bit_3 <= 0 ;
470 end
471 24 ' b0000_0000_1xxx_xxxx_xxxx_xxxx :
472 begin
473 z_e_3 <= z_e_2 − 8 ;
474 z_m_3 <= z_m_2 << 8 ;
475 z_m_3 [ 0 ] <= 0 ;
476 guard_3 <= 0 ;
477 round_bit_3 <= 0 ;
478 end
479 24 ' b0000_0000_01xx_xxxx_xxxx_xxxx :
480 begin
481 z_e_3 <= z_e_2 − 9 ;
482 z_m_3 <= z_m_2 << 9 ;
483 z_m_3 [ 0 ] <= 0 ;
484 guard_3 <= 0 ;
485 round_bit_3 <= 0 ;
486 end
487 24 ' b0000_0000_001x_xxxx_xxxx_xxxx :
488 begin
489 z_e_3 <= z_e_2 − 10 ;
490 z_m_3 <= z_m_2 << 10 ;
491 z_m_3 [ 0 ] <= 0 ;
492 guard_3 <= 0 ;
493 round_bit_3 <= 0 ;
494 end
495 24 ' b0000_0000_0001_xxxx_xxxx_xxxx :
496 begin
497 z_e_3 <= z_e_2 − 11 ;
498 z_m_3 <= z_m_2 << 11 ;
499 z_m_3 [ 0 ] <= 0 ;
500 guard_3 <= 0 ;
501 round_bit_3 <= 0 ;
502 end
503 24 ' b0000_0000_0000_1xxx_xxxx_xxxx :
504 begin
I.2 Floating Point Multiplier I-19
505 z_e_3 <= z_e_2 − 12 ;
506 z_m_3 <= z_m_2 << 12 ;
507 z_m_3 [ 0 ] <= 0 ;
508 guard_3 <= 0 ;
509 round_bit_3 <= 0 ;
510 end
511 24 ' b0000_0000_0000_01xx_xxxx_xxxx :
512 begin
513 z_e_3 <= z_e_2 − 13 ;
514 z_m_3 <= z_m_2 << 13 ;
515 z_m_3 [ 0 ] <= 0 ;
516 guard_3 <= 0 ;
517 round_bit_3 <= 0 ;
518 end
519 24 ' b0000_0000_0000_001x_xxxx_xxxx :
520 begin
521 z_e_3 <= z_e_2 − 14 ;
522 z_m_3 <= z_m_2 << 14 ;
523 z_m_3 [ 0 ] <= 0 ;
524 guard_3 <= 0 ;
525 round_bit_3 <= 0 ;
526 end
527 24 ' b0000_0000_0000_0001_xxxx_xxxx :
528 begin
529 z_e_3 <= z_e_2 − 15 ;
530 z_m_3 <= z_m_2 << 15 ;
531 z_m_3 [ 0 ] <= 0 ;
532 guard_3 <= 0 ;
533 round_bit_3 <= 0 ;
534 end
535 24 ' b0000_0000_0000_0000_1xxx_xxxx :
536 begin
537 z_e_3 <= z_e_2 − 16 ;
538 z_m_3 <= z_m_2 << 16 ;
539 z_m_3 [ 0 ] <= 0 ;
540 guard_3 <= 0 ;
541 round_bit_3 <= 0 ;
542 end
543 24 ' b0000_0000_0000_0000_01xx_xxxx :
544 begin
545 z_e_3 <= z_e_2 − 17 ;
I.2 Floating Point Multiplier I-20
546 z_m_3 <= z_m_2 << 17 ;
547 z_m_3 [ 0 ] <= 0 ;
548 guard_3 <= 0 ;
549 round_bit_3 <= 0 ;
550 end
551 24 ' b0000_0000_0000_0000_001x_xxxx :
552 begin
553 z_e_3 <= z_e_2 − 18 ;
554 z_m_3 <= z_m_2 << 18 ;
555 z_m_3 [ 0 ] <= 0 ;
556 guard_3 <= 0 ;
557 round_bit_3 <= 0 ;
558 end
559 24 ' b0000_0000_0000_0000_0001_xxxx :
560 begin
561 z_e_3 <= z_e_2 − 19 ;
562 z_m_3 <= z_m_2 << 19 ;
563 z_m_3 [ 0 ] <= 0 ;
564 guard_3 <= 0 ;
565 round_bit_3 <= 0 ;
566 end
567 24 ' b0000_0000_0000_0000_0000_1xxx :
568 begin
569 z_e_3 <= z_e_2 − 20 ;
570 z_m_3 <= z_m_2 << 20 ;
571 z_m_3 [ 0 ] <= 0 ;
572 guard_3 <= 0 ;
573 round_bit_3 <= 0 ;
574 end
575 24 ' b0000_0000_0000_0000_0000_01xx :
576 begin
577 z_e_3 <= z_e_2 − 21 ;
578 z_m_3 <= z_m_2 << 21 ;
579 z_m_3 [ 0 ] <= 0 ;
580 guard_3 <= 0 ;
581 round_bit_3 <= 0 ;
582 end
583 24 ' b0000_0000_0000_0000_0000_001x :
584 begin
585 z_e_3 <= z_e_2 − 22 ;
586 z_m_3 <= z_m_2 << 22 ;
I.2 Floating Point Multiplier I-21
587 z_m_3 [ 0 ] <= 0 ;
588 guard_3 <= 0 ;
589 round_bit_3 <= 0 ;
590 end
591 24 ' b0000_0000_0000_0000_0000_0001 :
592 begin
593 z_e_3 <= z_e_2 − 23 ;
594 z_m_3 <= z_m_2 << 23 ;
595 z_m_3 [ 0 ] <= 0 ;
596 guard_3 <= 0 ;
597 round_bit_3 <= 0 ;
598 end
599 endcase
600 // s t a t e <= normalise_2 ;
601 z_s_3 <= z_s_2 ;
602 st icky_3 <= sticky_2 ;
603 stal l_mc6 <= 1 ' b0 ;
604 end //End stal l_mc5 block
605
606 i f ( stal l_mc4 == 1 ' b0 )
607 begin
608 z_m_2 <= product [ 4 9 : 2 6 ] ;
609 guard_2 <= product [ 2 5 ] ;
610 round_bit_2 <= product [ 2 4 ] ;
611 st icky_2 <= ( product [ 2 3 : 0 ] != 0) ;
612 z_e_2 <= z_e_1 ;
613 z_s_2 <= z_s_1 ;
614 // s t a t e <= normalise_1 ;
615 stal l_mc5 <= 1 ' b0 ;
616 end //End stal l_mc4 block
617
618 i f ( stal l_mc3 == 1 ' b0 )
619 begin
620 z_s_1 <= a_s_3 ^ b_s_3 ;
621 z_e_1 <= a_e_3 + b_e_3 + 1 ;
622 product <= a_m_3 ∗ b_m_3 ∗ 4 ;
623 // mul t ip l i cand <= a_m_3;
624 // m u l t i p l i e r <= b_m_3;
625 // s t a t e <= normalise_1 ;
626 stal l_mc4 <= 1 ' b0 ;
627 end //End stal l_mc3 block
I.2 Floating Point Multiplier I-22
628




633 24 'b1xxx_xxxx_xxxx_xxxx_xxxx_xxxx :
634 begin
635 // s t a t e <= multiply_0 ;
636 a_m_3 <= a_m_2;
637 a_e_3 <= a_e_2 ;
638 end
639
640 24 'b01xx_xxxx_xxxx_xxxx_xxxx_xxxx :
641 begin
642 a_m_3 <= a_m_2 << 1 ;
643 a_e_3 <= a_e_2 − 1 ;
644 end
645 24 'b001x_xxxx_xxxx_xxxx_xxxx_xxxx :
646 begin
647 a_m_3 <= a_m_2 << 2 ;
648 a_e_3 <= a_e_2 − 2 ;
649 end
650 24 'b0001_xxxx_xxxx_xxxx_xxxx_xxxx :
651 begin
652 a_m_3 <= a_m_2 << 3 ;
653 a_e_3 <= a_e_2 − 3 ;
654 end
655 24 'b0000_1xxx_xxxx_xxxx_xxxx_xxxx :
656 begin
657 a_m_3 <= a_m_2 << 4 ;
658 a_e_3 <= a_e_2 − 4 ;
659 end
660 24 ' b0000_01xx_xxxx_xxxx_xxxx_xxxx :
661 begin
662 a_m_3 <= a_m_2 << 5 ;
663 a_e_3 <= a_e_2 − 5 ;
664 end
665 24 ' b0000_001x_xxxx_xxxx_xxxx_xxxx :
666 begin
667 a_m_3 <= a_m_2 << 6 ;
668 a_e_3 <= a_e_2 − 6 ;
I.2 Floating Point Multiplier I-23
669 end
670 24 ' b0000_0001_xxxx_xxxx_xxxx_xxxx :
671 begin
672 a_m_3 <= a_m_2 << 7 ;
673 a_e_3 <= a_e_2 − 7 ;
674 end
675 24 ' b0000_0001_xxxx_xxxx_xxxx_xxxx :
676 begin
677 a_m_3 <= a_m_2 << 7 ;
678 a_e_3 <= a_e_2 − 7 ;
679 end
680 24 ' b0000_0000_1xxx_xxxx_xxxx_xxxx :
681 begin
682 a_m_3 <= a_m_2 << 8 ;
683 a_e_3 <= a_e_2 − 8 ;
684 end
685 24 ' b0000_0000_01xx_xxxx_xxxx_xxxx :
686 begin
687 a_m_3 <= a_m_2 << 9 ;
688 a_e_3 <= a_e_2 − 9 ;
689 end
690 24 ' b0000_0000_001x_xxxx_xxxx_xxxx :
691 begin
692 a_m_3 <= a_m_2 << 10 ;
693 a_e_3 <= a_e_2 − 10 ;
694 end
695 24 ' b0000_0000_0001_xxxx_xxxx_xxxx :
696 begin
697 a_m_3 <= a_m_2 << 11 ;
698 a_e_3 <= a_e_2 − 11 ;
699 end
700 24 ' b0000_0000_0000_1xxx_xxxx_xxxx :
701 begin
702 a_m_3 <= a_m_2 << 12 ;
703 a_e_3 <= a_e_2 − 12 ;
704 end
705 24 ' b0000_0000_0000_01xx_xxxx_xxxx :
706 begin
707 a_m_3 <= a_m_2 << 13 ;
708 a_e_3 <= a_e_2 − 13 ;
709 end
I.2 Floating Point Multiplier I-24
710 24 ' b0000_0000_0000_001x_xxxx_xxxx :
711 begin
712 a_m_3 <= a_m_2 << 14 ;
713 a_e_3 <= a_e_2 − 14 ;
714 end
715 24 ' b0000_0000_0000_0001_xxxx_xxxx :
716 begin
717 a_m_3 <= a_m_2 << 15 ;
718 a_e_3 <= a_e_2 − 15 ;
719 end
720 24 ' b0000_0000_0000_0000_1xxx_xxxx :
721 begin
722 a_m_3 <= a_m_2 << 16 ;
723 a_e_3 <= a_e_2 − 16 ;
724 end
725 24 ' b0000_0000_0000_0000_01xx_xxxx :
726 begin
727 a_m_3 <= a_m_2 << 17 ;
728 a_e_3 <= a_e_2 − 17 ;
729 end
730 24 ' b0000_0000_0000_0000_001x_xxxx :
731 begin
732 a_m_3 <= a_m_2 << 18 ;
733 a_e_3 <= a_e_2 − 18 ;
734 end
735 24 ' b0000_0000_0000_0000_0001_xxxx :
736 begin
737 a_m_3 <= a_m_2 << 19 ;
738 a_e_3 <= a_e_2 − 19 ;
739 end
740 24 ' b0000_0000_0000_0000_0000_1xxx :
741 begin
742 a_m_3 <= a_m_2 << 20 ;
743 a_e_3 <= a_e_2 − 20 ;
744 end
745 24 ' b0000_0000_0000_0000_0000_01xx :
746 begin
747 a_m_3 <= a_m_2 << 21 ;
748 a_e_3 <= a_e_2 − 21 ;
749 end
750 24 ' b0000_0000_0000_0000_0000_001x :
I.2 Floating Point Multiplier I-25
751 begin
752 a_m_3 <= a_m_2 << 22 ;
753 a_e_3 <= a_e_2 − 22 ;
754 end
755 24 ' b0000_0000_0000_0000_0000_0001 :
756 begin
757 a_m_3 <= a_m_2 << 23 ;





763 i f (b_m[ 2 3 ] )
764 begin
765 s t a t e <= multiply_0 ;
766 end
767 e l s e
768 begin
769 b_m <= b_m << 1 ;





775 24 'b1xxx_xxxx_xxxx_xxxx_xxxx_xxxx :
776 begin
777 // s t a t e <= multiply_0 ;
778 b_m_3 <= b_m_2;
779 b_e_3 <= b_e_2 ;
780 end
781
782 24 'b01xx_xxxx_xxxx_xxxx_xxxx_xxxx :
783 begin
784 b_m_3 <= b_m_2 << 1 ;
785 a_e_3 <= a_e_2 − 1 ;
786 end
787 24 'b001x_xxxx_xxxx_xxxx_xxxx_xxxx :
788 begin
789 b_m_3 <= b_m_2 << 2 ;
790 a_e_3 <= a_e_2 − 2 ;
791 end
I.2 Floating Point Multiplier I-26
792 24 'b0001_xxxx_xxxx_xxxx_xxxx_xxxx :
793 begin
794 b_m_3 <= b_m_2 << 3 ;
795 a_e_3 <= a_e_2 − 3 ;
796 end
797 24 'b0000_1xxx_xxxx_xxxx_xxxx_xxxx :
798 begin
799 b_m_3 <= b_m_2 << 4 ;
800 a_e_3 <= a_e_2 − 4 ;
801 end
802 24 ' b0000_01xx_xxxx_xxxx_xxxx_xxxx :
803 begin
804 b_m_3 <= b_m_2 << 5 ;
805 a_e_3 <= a_e_2 − 5 ;
806 end
807 24 ' b0000_001x_xxxx_xxxx_xxxx_xxxx :
808 begin
809 b_m_3 <= b_m_2 << 6 ;
810 a_e_3 <= a_e_2 − 6 ;
811 end
812 24 ' b0000_0001_xxxx_xxxx_xxxx_xxxx :
813 begin
814 b_m_3 <= b_m_2 << 7 ;
815 a_e_3 <= a_e_2 − 7 ;
816 end
817 24 ' b0000_0001_xxxx_xxxx_xxxx_xxxx :
818 begin
819 b_m_3 <= b_m_2 << 7 ;
820 a_e_3 <= a_e_2 − 7 ;
821 end
822 24 ' b0000_0000_1xxx_xxxx_xxxx_xxxx :
823 begin
824 b_m_3 <= b_m_2 << 8 ;
825 a_e_3 <= a_e_2 − 8 ;
826 end
827 24 ' b0000_0000_01xx_xxxx_xxxx_xxxx :
828 begin
829 b_m_3 <= b_m_2 << 9 ;
830 a_e_3 <= a_e_2 − 9 ;
831 end
832 24 ' b0000_0000_001x_xxxx_xxxx_xxxx :
I.2 Floating Point Multiplier I-27
833 begin
834 b_m_3 <= b_m_2 << 10 ;
835 a_e_3 <= a_e_2 − 10 ;
836 end
837 24 ' b0000_0000_0001_xxxx_xxxx_xxxx :
838 begin
839 b_m_3 <= b_m_2 << 11 ;
840 a_e_3 <= a_e_2 − 11 ;
841 end
842 24 ' b0000_0000_0000_1xxx_xxxx_xxxx :
843 begin
844 b_m_3 <= b_m_2 << 12 ;
845 a_e_3 <= a_e_2 − 12 ;
846 end
847 24 ' b0000_0000_0000_01xx_xxxx_xxxx :
848 begin
849 b_m_3 <= b_m_2 << 13 ;
850 a_e_3 <= a_e_2 − 13 ;
851 end
852 24 ' b0000_0000_0000_001x_xxxx_xxxx :
853 begin
854 b_m_3 <= b_m_2 << 14 ;
855 a_e_3 <= a_e_2 − 14 ;
856 end
857 24 ' b0000_0000_0000_0001_xxxx_xxxx :
858 begin
859 b_m_3 <= b_m_2 << 15 ;
860 a_e_3 <= a_e_2 − 15 ;
861 end
862 24 ' b0000_0000_0000_0000_1xxx_xxxx :
863 begin
864 b_m_3 <= b_m_2 << 16 ;
865 a_e_3 <= a_e_2 − 16 ;
866 end
867 24 ' b0000_0000_0000_0000_01xx_xxxx :
868 begin
869 b_m_3 <= b_m_2 << 17 ;
870 a_e_3 <= a_e_2 − 17 ;
871 end
872 24 ' b0000_0000_0000_0000_001x_xxxx :
873 begin
I.2 Floating Point Multiplier I-28
874 b_m_3 <= b_m_2 << 18 ;
875 a_e_3 <= a_e_2 − 18 ;
876 end
877 24 ' b0000_0000_0000_0000_0001_xxxx :
878 begin
879 b_m_3 <= b_m_2 << 19 ;
880 a_e_3 <= a_e_2 − 19 ;
881 end
882 24 ' b0000_0000_0000_0000_0000_1xxx :
883 begin
884 b_m_3 <= b_m_2 << 20 ;
885 a_e_3 <= a_e_2 − 20 ;
886 end
887 24 ' b0000_0000_0000_0000_0000_01xx :
888 begin
889 b_m_3 <= b_m_2 << 21 ;
890 a_e_3 <= a_e_2 − 21 ;
891 end
892 24 ' b0000_0000_0000_0000_0000_001x :
893 begin
894 b_m_3 <= b_m_2 << 22 ;
895 a_e_3 <= a_e_2 − 22 ;
896 end
897 24 ' b0000_0000_0000_0000_0000_0001 :
898 begin
899 b_m_3 <= b_m_2 << 23 ;
900 a_e_3 <= a_e_2 − 23 ;
901 end
902 endcase
903 // s t a t e <= multiply_0 ;
904 a_s_3 <= a_s_2 ;
905 b_s_3 <= b_s_2 ;
906 stal l_mc3 <= 1 ' b0 ;
907
908 end //End stal l_mc2 block
909
910 i f ( stal l_mc1 == 1 ' b0 )
911 begin
912 i f ( ( a_e_1 == 128 && a_m_1 != 0) | | (b_e_1 == 128 &&
b_m_1 != 0) )
913 begin
I.2 Floating Point Multiplier I-29
914 z [ 3 1 ] <= 1 ;
915 z [ 3 0 : 2 3 ] <= 255 ;
916 z [ 2 2 ] <= 1 ;
917 z [ 2 1 : 0 ] <= 0 ;
918 // s t a t e <= put_z ;
919 stal l_mc2 <= 1 ' b0 ;
920 s p e c i a l <= 1 ' b1 ;
921 // i f a i s i n f r e turn i n f
922 end
923 e l s e i f (a_e_1 == 128)
924 begin
925 z [ 3 1 ] <= a_s_1 ^ b_s_1 ;
926 z [ 3 0 : 2 3 ] <= 255 ;
927 z [ 2 2 : 0 ] <= 0 ;
928 // s t a t e <= put_z ;
929 stal l_mc2 <= 1 ' b0 ;
930 s p e c i a l <= 1 ' b1 ;
931 // i f b i s ze ro re turn NaN
932 i f ( $s igned (b_e_1 == −127) && (b_m_1 == 0) )
933 begin
934 z [ 3 1 ] <= 1 ;
935 z [ 3 0 : 2 3 ] <= 255 ;
936 z [ 2 2 ] <= 1 ;
937 z [ 2 1 : 0 ] <= 0 ;
938 // s t a t e <= put_z ;
939 s p e c i a l <= 1 ' b1 ;
940 stal l_mc2 <= 1 ' b0 ;
941 end
942 // i f b i s i n f r e turn i n f
943 end
944 e l s e i f (b_e_1 == 128)
945 begin
946 z [ 3 1 ] <= a_s_1 ^ b_s_1 ;
947 z [ 3 0 : 2 3 ] <= 255 ;
948 z [ 2 2 : 0 ] <= 0 ;
949 // s t a t e <= put_z ;
950 s p e c i a l <= 1 ' b1 ;
951 stal l_mc2 <= 1 ' b0 ;
952 // i f a i s ze ro re turn zero
953 end
954 e l s e i f ( ( $s igned (a_e_1) == −127) && (a_m_1 == 0) )
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955 begin
956 z [ 3 1 ] <= a_s_1 ^ b_s_1 ;
957 z [ 3 0 : 2 3 ] <= 0 ;
958 z [ 2 2 : 0 ] <= 0 ;
959 // s t a t e <= put_z ;
960 s p e c i a l <= 1 ' b1 ;
961 stal l_mc2 <= 1 ' b0 ;
962 // i f b i s ze ro re turn zero
963 end
964 e l s e i f ( ( $s igned (b_e_1) == −127) && (b_m_1 == 0) )
965 begin
966 z [ 3 1 ] <= a_s_1 ^ b_s_1 ;
967 z [ 3 0 : 2 3 ] <= 0 ;
968 z [ 2 2 : 0 ] <= 0 ;
969 // s t a t e <= put_z ;
970 s p e c i a l <= 1 ' b1 ;
971 stal l_mc2 <= 1 ' b0 ;
972 end
973 e l s e
974 begin
975 // Denormalised Number
976 i f ( $s igned (a_e_1) == −127)
977 begin
978 a_e_2 <= −126;
979 a_m_2 <= a_m_1;
980 a_s_2 <= a_s_1 ;
981 end
982 e l s e
983 begin
984 a_m_2[ 2 3 ] <= 1 ;
985 a_m_2[ 2 2 : 0 ] <= a_m_1 [ 2 2 : 0 ] ;
986 a_e_2 <= a_e_1 ;
987 a_s_2 <= a_s_1 ;
988 end
989 // Denormalised Number
990 i f ( $s igned (b_e_1) == −127)
991 begin
992 b_e_2 <= −126;
993 b_m_2 <= b_m_1;
994 b_s_2 <= b_s_1 ;
995 end
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996 e l s e
997 begin
998 b_m_2[ 2 3 ] <= 1 ;
999 b_m_2[ 2 2 : 0 ] <= b_m_1[ 2 2 : 0 ] ;
1000 b_e_2 <= b_e_1 ;
1001 b_s_2 <= b_s_1 ;
1002 end
1003 // s t a t e <= normalise_a ;
1004 s p e c i a l <= 1 ' b0 ;
1005 stal l_mc2 <= 1 ' b0 ;
1006 end
1007 end //End stal l_mc1 block
1008
1009 i f ( stal l_mc0 == 1 ' b0 )
1010 begin
1011 a_m_1 <= input_a [22 : 0 ] ;
1012 b_m_1 <= input_b [22 : 0 ] ;
1013 // a_e_1 <= input_a [30 : 23 ] − 127 ;
1014 // b_e_1 <= input_b [30 : 23 ] − 127 ;
1015 a_s_1 <= input_a [ 3 1 ] ;
1016 b_s_1 <= input_b [ 3 1 ] ;
1017 stal l_mc1 <= 1 ' b0 ;
1018 end //End stal l_mc0 block
1019
1020 i f ( stal l_mc == 1 ' b0 )
1021 begin
1022 a_e_1 <= input_a [30 : 23 ] − 127 ;
1023 b_e_1 <= input_b [30 : 23 ] − 127 ;
1024 stal l_mc0 <= 1 ' b0 ;
1025 end //End stal l_mc0 block
1026
1027
1028 end //End Else b lock o f r e s e t
1029 end //End always block
1030
1031 endmodule
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I.3 Wallace Tree Multiplier
1 module mvk_mult (
2 r e s e t ,




7 mult ip l i cand ,






14 r e s e t , // system r e s e t
15 c l k ; // system c lo ck
16
17 input
18 scan_in0 , // t e s t scan mode data input
19 scan_en , // t e s t scan mode enable
20 test_mode ; // t e s t mode s e l e c t
21
22 output
23 scan_out0 ; // t e s t scan mode data output
24
25 // inputs and outputs
26 input
27 [ 2 3 : 0 ] mult ip l i cand , m u l t i p l i e r ;
28
29 output
30 [ 4 9 : 0 ] product ;
31
32 wire S11 , C11 , S12 , C12 , S13 , C13 , S114 , C114 , S115 , C115 , S116 , C116 ,
S117 , C117 , S118 , C118 , S119 , C119 , S1110 , C1110_inst , S1111 ,
C1111_inst , S1112 , C1112_inst , S1113 , C1113_inst , S1114 ,
C1114_inst , S1115 , C1115_inst , S1116 , C1116_inst , S1117 ,
C1117_inst , S1118 , C1118_inst , S1119 , C1119_inst , S1120 ,
C1120_inst , S1121 , C1121_inst , S1122 , C1122_inst , S1123 ,
C1123_inst , S1124 , C1124_inst , S1125 , C1125_inst , S1126 ,
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C1126_inst , S1127 , C1127_inst , S1128 , C1128_inst , S1129 ,
C1129_inst , S1130 , C1130_inst , S1131 , C1131_inst , S1132 ,
C1132_inst , S1133 , C1133_inst , S1134 , C1134_inst , S1135 ,
C1135_inst , S1136 , C1136_inst , S1137 , C1137_inst , S1138 ,
C1138_inst , S1139 , C1139_inst , S1140 , C1140_inst , S1141 ,
C1141_inst , S1142 , C1142_inst , S1143 , C1143_inst ; // Contains
a l l the Sum ' s p a r t i a l product
33
34 wire S124 , C124 , S125 , C125 , S126 , C126 , S127 , C127 , S128 , C128 , S129 ,
C129 , S1210 , C1210_inst , S1211 , C1211_inst , S1212 , C1212_inst ,
S1213 , C1213_inst , S1214 , C1214_inst , S1215 , C1215_inst , S1216 ,
C1216_inst , S1217 , C1217_inst , S1218 , C1218_inst , S1219 ,
C1219_inst , S1220 , C1220_inst , S1221 , C1221_inst , S1222 ,
C1222_inst , S1223 , C1223_inst , S1224 , C1224_inst , S1225 ,
C1225_inst , S1226 , C1226_inst , S1227 , C1227_inst , S1228 ,
C1228_inst , S1229 , C1229_inst , S1230 , C1230_inst , S1231 ,
C1231_inst , S1232 , C1232_inst , S1233 , C1233_inst , S1234 ,
C1234_inst , S1235 , C1235_inst , S1236 , C1236_inst , S1237 ,
C1237_inst , S1238 , C1238_inst , S1239 , C1239_inst , S1240 ,
C1240_inst ;
35
36 wire S137 , C137 , S138 , C138 , S139 , C139 , S1310 , C1310_inst , S1311 ,
C1311_inst , S1312 , C1312_inst , S1313 , C1313_inst , S1314 ,
C1314_inst , S1315 , C1315_inst , S1316 , C1316_inst , S1317 ,
C1317_inst , S1318 , C1318_inst , S1319 , C1319_inst , S1320 ,
C1320_inst , S1321 , C1321_inst , S1322 , C1322_inst , S1323 ,
C1323_inst , S1324 , C1324_inst , S1325 , C1325_inst , S1326 ,
C1326_inst , S1327 , C1327_inst , S1328 , C1328_inst , S1329 ,
C1329_inst , S1330 , C1330_inst , S1331 , C1331_inst , S1332 ,
C1332_inst , S1333 , C1333_inst , S1334 , C1334_inst , S1335 ,
C1335_inst , S1336 , C1336_inst , S1337 , C1337_inst ;
37
38 wire S1410 , C1410_inst , S1411 , C1411_inst , S1412 , C1412_inst , S1413 ,
C1413_inst , S1414 , C1414_inst , S1415 , C1415_inst , S1416 ,
C1416_inst , S1417 , C1417_inst , S1418 , C1418_inst , S1419 ,
C1419_inst , S1420 , C1420_inst , S1421 , C1421_inst , S1422 ,
C1422_inst , S1423 , C1423_inst , S1424 , C1424_inst , S1425 ,
C1425_inst , S1426 , C1426_inst , S1427 , C1427_inst , S1428 ,
C1428_inst , S1429 , C1429_inst , S1430 , C1430_inst , S1431 ,
C1431_inst , S1432 , C1432_inst , S1433 , C1433_inst , S1434 ,
C1434_inst ;
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39
40 wire S1513 , C1513_inst , S1514 , C1514_inst , S1515 , C1515_inst , S1516 ,
C1516_inst , S1517 , C1517_inst , S1518 , C1518_inst , S1519 ,
C1519_inst , S1520 , C1520_inst , S1521 , C1521_inst , S1522 ,
C1522_inst , S1523 , C1523_inst , S1524 , C1524_inst , S1525 ,
C1525_inst , S1526 , C1526_inst , S1527 , C1527_inst , S1528 ,
C1528_inst , S1529 , C1529_inst , S1530 , C1530_inst , S1531 ,
C1531_inst ;
41
42 wire S1616 , C1616_inst , S1617 , C1617_inst , S1618 , C1618_inst , S1619 ,
C1619_inst , S1620 , C1620_inst , S1621 , C1621_inst , S1622 ,
C1622_inst , S1623 , C1623_inst , S1624 , C1624_inst , S1625 ,
C1625_inst , S1626 , C1626_inst , S1627 , C1627_inst , S1628 ,
C1628_inst ;
43
44 wire S1719 , C1719_inst , S1720 , C1720_inst , S1721 , C1721_inst , S1722 ,
C1722_inst , S1723 , C1723_inst , S1724 , C1724_inst , S1725 ,
C1725_inst , S1822 , C1822_inst ;
45
46 wire S22 , C22 , S23 , C23 , S24 , C24 , S25 , C25 , S216 , C216 , S217 , C217 ,
S218 , C218 , S219 , C219 , S2110 , C2110_inst , S2111 , C2111_inst ,
S2112 , C2112_inst , S2113 , C2113_inst , S2114 , C2114_inst , S2115 ,
C2115_inst , S2116 , C2116_inst , S2117 , C2117_inst , S2118 ,
C2118_inst , S2119 , C2119_inst , S2120 , C2120_inst , S2121 ,
C2121_inst , S2122 , C2122_inst , S2123 , C2123_inst , S2124 ,
C2124_inst , S2125 , C2125_inst , S2126 , C2126_inst , S2127 ,
C2127_inst , S2128 , C2128_inst , S2129 , C2129_inst , S2130 ,
C2130_inst , S2131 , C2131_inst , S2132 , C2132_inst , S2133 ,
C2133_inst , S2134 , C2134_inst , S2135 , C2135_inst , S2136 ,
C2136_inst , S2137 , C2137_inst , S2138 , C2138_inst , S2139 ,
C2139_inst , S2140 , C2140_inst , S2141 , C2141_inst ;
47
48 wire S226 , C226 , S227 , C227 , S228 , C228 , S229 , C229 , S2210 , C2210_inst
, S2211 , C2211_inst , S2212 , C2212_inst , S2213 , C2213_inst , S2214 ,
C2214_inst , S2215 , C2215_inst , S2216 , C2216_inst , S2217 ,
C2217_inst , S2218 , C2218_inst , S2219 , C2219_inst , S2220 ,
C2220_inst , S2221 , C2221_inst , S2222 , C2222_inst , S2223 ,
C2223_inst , S2224 , C2224_inst , S2225 , C2225_inst , S2226 ,
C2226_inst , S2227 , C2227_inst , S2228 , C2228_inst , S2229 ,
C2229_inst , S2230 , C2230_inst , S2231 , C2231_inst , S2232 ,
C2232_inst , S2233 , C2233_inst , S2234 , C2234_inst , S2235 ,
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C2235_inst , S2236 , C2236_inst , S2237 , C2237_inst , S2238 ,
C2238_inst ;
49
50 wire S2311 , C2311_inst , S2312 , C2312_inst , S2313 , C2313_inst , S2314 ,
C2314_inst , S2315 , C2315_inst , S2316 , C2316_inst , S2317 ,
C2317_inst , S2318 , C2318_inst , S2319 , C2319_inst , S2320 ,
C2320_inst , S2321 , C2321_inst , S2322 , C2322_inst , S2323 ,
C2323_inst , S2324 , C2324_inst , S2325 , C2325_inst , S2326 ,
C2326_inst , S2327 , C2327_inst , S2328 , C2328_inst , S2329 ,
C2329_inst , S2330 , C2330_inst , S2331 , C2331_inst , S2332 ,
C2332_inst , S2333 , C2333_inst , S2334 , C2334_inst , S2335 ,
C2335_inst ;
51
52 wire S2415 , C2415_inst , S2416 , C2416_inst , S2417 , C2417_inst , S2418 ,
C2418_inst , S2419 , C2419_inst , S2420 , C2420_inst , S2421 ,
C2421_inst , S2422 , C2422_inst , S2423 , C2423_inst , S2424 ,
C2424_inst , S2425 , C2425_inst , S2426 , C2426_inst , S2427 ,
C2427_inst , S2428 , C2428_inst , S2429 , C2429_inst ;
53
54 wire S2520 , C2520_inst , S2521 , C2521_inst , S2522 , C2522_inst , S2523 ,
C2523_inst , S2524 , C2524_inst , S2525 , C2525_inst , S2526 ,
C2526_inst ;
55
56 wire S33 , C33 , S35 , C35 , S36 , C36 , S37 , C37 , S38 , C38 , S319 , C319 ,
S3110 , C3110_inst , S3111 , C3111_inst , S3112 , C3112_inst , S3113 ,
C3113_inst , S3114 , C3114_inst , S3115 , C3115_inst , S3116 ,
C3116_inst , S3117 , C3117_inst , S3118 , C3118_inst , S3119 ,
C3119_inst , S3120 , C3120_inst , S3121 , C3121_inst , S3122 ,
C3122_inst , S3123 , C3123_inst , S3124 , C3124_inst , S3125 ,
C3125_inst , S3126 , C3126_inst , S3127 , C3127_inst , S3128 ,
C3128_inst , S3129 , C3129_inst , S3130 , C3130_inst , S3131 ,
C3131_inst , S3132 , C3132_inst , S3133 , C3133_inst , S3134 ,
C3134_inst , S3135 , C3135_inst , S3136 , C3136_inst , S3137 ,
C3137_inst , S3138 , C3138_inst , S3139 , C3139_inst , S3140 ,
C3140_inst , S3141 , C3141_inst , S3142 , C3142_inst , S3143 ,
C3143_inst , S3144 , C3144_inst ;
57
58 wire S329 , C329 , S3210 , C3210_inst , S3211 , C3211_inst , S3212 ,
C3212_inst , S3213 , C3213_inst , S3214 , C3214_inst , S3215 ,
C3215_inst , S3216 , C3216_inst , S3217 , C3217_inst , S3218 ,
C3218_inst , S3219 , C3219_inst , S3220 , C3220_inst , S3221 ,
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C3221_inst , S3222 , C3222_inst , S3223 , C3223_inst , S3224 ,
C3224_inst , S3225 , C3225_inst , S3226 , C3226_inst , S3227 ,
C3227_inst , S3228 , C3228_inst , S3229 , C3229_inst , S3230 ,
C3230_inst , S3231 , C3231_inst , S3232 , C3232_inst , S3233 ,
C3233_inst , S3234 , C3234_inst , S3235 , C3235_inst , S3236 ,
C3236_inst ;
59
60 wire S3316 , C3316_inst , S3317 , C3317_inst , S3318 , C3318_inst , S3319 ,
C3319_inst , S3320 , C3320_inst , S3321 , C3321_inst , S3322 ,
C3322_inst , S3323 , C3323_inst , S3324 , C3324_inst , S3325 ,
C3325_inst , S3326 , C3326_inst , S3327 , C3327_inst , S3328 ,
C3328_inst , S3329 , C3329_inst , S3330 , C3330_inst , S3423 ,
C3423_inst ;
61
62 wire S44 , C44 , S45 , C45 , S46 , C46 , S47 , C47 , S48 , C48 , S49 , C49 , S410 ,
C410 , S411 , C411 , S412 , C412 , S413 , C413 , S4114 , C4114_inst , S4115
, C4115_inst , S4116 , C4116_inst , S4117 , C4117_inst , S4118 ,
C4118_inst , S4119 , C4119_inst , S4120 , C4120_inst , S4121 ,
C4121_inst , S4122 , C4122_inst , S4123 , C4123_inst , S4124 ,
C4124_inst , S4125 , C4125_inst , S4126 , C4126_inst , S4127 ,
C4127_inst , S4128 , C4128_inst , S4129 , C4129_inst , S4130 ,
C4130_inst , S4131 , C4131_inst , S4132 , C4132_inst , S4133 ,
C4133_inst , S4134 , C4134_inst , S4135 , C4135_inst , S4136 ,
C4136_inst , S4137 , C4137_inst , S4138 , C4138_inst , S4139 ,
C4139_inst ;
63
64 wire S4214 , C4214_inst , S4215 , C4215_inst , S4216 , C4216_inst , S4217 ,
C4217_inst , S4218 , C4218_inst , S4219 , C4219_inst , S4220 ,
C4220_inst , S4221 , C4221_inst , S4222 , C4222_inst , S4223 ,
C4223_inst , S4224 , C4224_inst , S4225 , C4225_inst , S4226 ,
C4226_inst , S4227 , C4227_inst , S4228 , C4228_inst , S4229 ,
C4229_inst , S4230 , C4230_inst , S4231 , C4231_inst , S4232 ,
C4232_inst , S4324 , C4324_inst ;
65
66 wire S57 , C57 , S58 , C58 , S59 , C59 , S510 , C510 , S511 , C511 , S512 , C512 ,
S513 , C513 , S514 , C514 , S515 , C515 , S516 , C516 , S517 , C517 , S518 ,
C518 , S519 , C519 , S520 , C520 , S5121 , C5121_inst , S5122 , C5122_inst
, S5123 , C5123_inst , S5124 , C5124_inst , S5125 , C5125_inst , S5126 ,
C5126_inst , S5127 , C5127_inst , S5128 , C5128_inst , S5129 ,
C5129_inst , S5130 , C5130_inst , S5131 , C5131_inst , S5132 ,
C5132_inst , S5133 , C5133_inst , S5134 , C5134_inst , S5135 ,
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C5135_inst , S5136 , C5136_inst , S5137 , C5137_inst ;
67
68 wire S5221 , C5221_inst , S5222 , C5222_inst , S5223 , C5223_inst , S5224 ,
C5224_inst , S5225 , C5225_inst , S5226 , C5226_inst ;
69
70 wire S610 , C610 , S611 , C611 , S612 , C612 , S613 , C613 , S614 , C614 , S615 ,
C615 , S616 , C616 , S617 , C617 , S618 , C618 , S619 , C619 , S620 , C620 ,
S621 , C621 , S622 , C622 , S623 , C623 , S624 , C624 , S625 , C625 , S626 ,
C626 , S627 , C627 , S628 , C628 , S629 , C629 , S630 , C630 , S631 , C631 ,
S632 , C632 , S633 , C633 , S634 , C634 , S635 , C635 , S636 , C636 , S637 ,
C637 , S638 , C638 , S639 , C639 , S640 , C640 , S641 , C641 , S642 , C642 ,
S643 , C643 , S644 , C644 ;
71
72 wire S715 , C715 , S716 , C716 , S717 , C717 , S718 , C718 , S719 , C719 , S720 ,
C720 , S721 , C721 , S722 , C722 , S723 , C723 , S724 , C724 , S725 , C725 ,
S726 , C726 , S727 , C727 , S728 , C728 , S729 , C729 , S730 , C730 , S731 ,
C731 , S732 , C732 , S733 , C733 , S734 , C734 , S735 , C735 , S736 , C736 ,
S737 , C737 , S738 , C738 , S739 , C739 , S740 , C740 , S741 , C741 , S742 ,
C742 , S743 , C743 , S744 , C744 , S745 , C745 ;
73
74 wire S822 , C822 , S823 , C823 , S824 , C824 , S825 , C825 , S826 , C826 , S827 ,
C827 , S828 , C828 , S829 , C829 , S830 , C830 , S831 , C831 , S832 , C832 ,
S833 , C833 , S834 , C834 , S835 , C835 , S836 , C836 , S837 , C837 , S838 ,
C838 , S839 , C839 , S840 , C840 , S841 , C841 , S842 , C842 , S843 , C843 ,
S844 , C844 , S845 , C845 ;
75
76 wire S923 , C923_inst , S924 , C924_inst , S925 , C925_inst , S926 ,
C926_inst , S927 , C927_inst , S928 , C928_inst , S929 , C929_inst ,
S930 , C930_inst , S931 , C931_inst , S932 , C932_inst , S933 , C933_inst
, S934 , C934_inst , S935 , C935_inst , S936 , C936_inst , S937 ,
C937_inst , S938 , C938_inst , S939 , C939_inst , S940 , C940_inst ,
S941 , C941_inst , S942 , C942_inst , S943 , C943_inst , S944 , C944_inst
, S945 , C945_inst , S946 , C946_inst ;
77
78 wire S1024 , C1024_inst , S1025 , C1025_inst , S1026 , C1026_inst , S1027 ,
C1027_inst , S1028 , C1028_inst , S1029 , C1029_inst , S1030 ,
C1030_inst , S1031 , C1031_inst , S1032 , C1032_inst , S1033 ,
C1033_inst , S1034 , C1034_inst , S1035 , C1035_inst , S1036 ,
C1036_inst , S1037 , C1037_inst , S1038 , C1038_inst , S1039 ,
C1039_inst , S1040 , C1040_inst , S1041 , C1041_inst , S1042 ,
C1042_inst , S1043 , C1043_inst , S1044 , C1044_inst , S1045 ,
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C1045_inst , S1046 , C1046_inst , S1047 , C1047_inst ;
79
80 wire [ 4 7 : 0 ] P0 , P1 , P2 , P3 , P4 , P5 , P6 , P7 , P8 , P9 , P10 , P11 , P12 ,
P13 , P14 , P15 , P16 , P17 , P18 , P19 , P20 , P21 , P22 , P23 ;
81
82 wire s i gn ;
83 wire [ 7 : 0 ] exponent ,
84 exponent_1 ;
85
86 wire [ 7 : 0 ] multi_exponent ;
87 wire [ 7 : 0 ] mult ip l i e r_exponent ;
88
89 wire sum0 , sum1 , sum2 , sum3 , sum4 , sum5 , sum6 , sum7 ;




93 [ 4 9 : 0 ] product_2 ;
94
95 a s s i gn product = ( r e s e t == 1 ' b1 ) ? 48 ' b0 : {S1047 , S1046 , S1045 ,
S1044 , S1043 , S1042 , S1041 , S1040 , S1039 , S1038 , S1037 , S1036 ,
S1035 , S1034 , S1033 , S1032 , S1031 , S1030 , S1029 , S1028 , S1027
, S1026 , S1025 , S1024 , S923 , S822 , S721 , S720 , S719 , S718 ,
S717 , S716 , S715 , S614 , S613 , S612 , S611 , S610 , S59 , S58 , S57 ,
S46 , S45 , S44 , S33 , S22 , S11 , P0 [ 0 ] } ;
96
97 a s s i gn P0 = {24 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 0 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand
[ 1 9 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 1 8 ] & m u l t i p l i e r [ 0 ] ,
mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 1 6 ] &
m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 1 5 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand
[ 1 4 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 0 ] ,
mu l t ip l i cand [ 1 2 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 1 1 ] &
m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand
[ 9 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 0 ] ,
mu l t ip l i cand [ 7 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r
[ 0 ] , mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 4 ] &
m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand
[ 2 ] & m u l t i p l i e r [ 0 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 0 ] ,
mu l t ip l i cand [ 0 ] & m u l t i p l i e r [ 0 ] } ;
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98
99 a s s i gn P1 = {23 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 1 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand
[ 1 9 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 1 8 ] & m u l t i p l i e r [ 1 ] ,
mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 1 6 ] &
m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 1 5 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand
[ 1 4 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 1 ] ,
mu l t ip l i cand [ 1 2 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 1 1 ] &
m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand
[ 9 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 1 ] ,
mu l t ip l i cand [ 7 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r
[ 1 ] , mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 4 ] &
m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand
[ 2 ] & m u l t i p l i e r [ 1 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 1 ] ,
mu l t ip l i cand [ 0 ] & m u l t i p l i e r [ 1 ] , 1 ' b0 } ;
100
101 a s s i gn P2 = {22 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 2 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand
[ 1 9 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 1 8 ] & m u l t i p l i e r [ 2 ] ,
mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 1 6 ] &
m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 1 5 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand
[ 1 4 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 2 ] ,
mu l t ip l i cand [ 1 2 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 1 1 ] &
m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand
[ 9 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 2 ] ,
mu l t ip l i cand [ 7 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r
[ 2 ] , mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 4 ] &
m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand
[ 2 ] & m u l t i p l i e r [ 2 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 2 ] ,
mu l t ip l i cand [ 0 ] & m u l t i p l i e r [ 2 ] , 1 'b0 , 1 ' b0 } ;
102
103 a s s i gn P3 = {21 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 3 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand
[ 1 9 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 1 8 ] & m u l t i p l i e r [ 3 ] ,
mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 1 6 ] &
m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 1 5 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand
[ 1 4 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 3 ] ,
mu l t ip l i cand [ 1 2 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 1 1 ] &
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m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand
[ 9 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 3 ] ,
mu l t ip l i cand [ 7 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r
[ 3 ] , mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 4 ] &
m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand
[ 2 ] & m u l t i p l i e r [ 3 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 3 ] ,
mu l t ip l i cand [ 0 ] & m u l t i p l i e r [ 3 ] , 3 ' d0 } ;
104
105 a s s i gn P4 = {20 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 4 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand
[ 1 9 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 1 8 ] & m u l t i p l i e r [ 4 ] ,
mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 1 6 ] &
m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 1 5 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand
[ 1 4 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 4 ] ,
mu l t ip l i cand [ 1 2 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 1 1 ] &
m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand
[ 9 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 4 ] ,
mu l t ip l i cand [ 7 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r
[ 4 ] , mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 4 ] &
m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand
[ 2 ] & m u l t i p l i e r [ 4 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 4 ] ,
mu l t ip l i cand [ 0 ] & m u l t i p l i e r [ 4 ] , 4 ' d0 } ;
106
107 a s s i gn P5 = {19 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 5 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand
[ 1 9 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 1 8 ] & m u l t i p l i e r [ 5 ] ,
mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 1 6 ] &
m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 1 5 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand
[ 1 4 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 5 ] ,
mu l t ip l i cand [ 1 2 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 1 1 ] &
m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand
[ 9 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 5 ] ,
mu l t ip l i cand [ 7 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r
[ 5 ] , mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 4 ] &
m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand
[ 2 ] & m u l t i p l i e r [ 5 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 5 ] ,
mu l t ip l i cand [ 0 ] & m u l t i p l i e r [ 5 ] , 5 ' d0 } ;
108
I.3 Wallace Tree Multiplier I-41
109 a s s i gn P6 = {18 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 6 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand
[ 1 9 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 1 8 ] & m u l t i p l i e r [ 6 ] ,
mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 1 6 ] &
m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 1 5 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand
[ 1 4 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 6 ] ,
mu l t ip l i cand [ 1 2 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 1 1 ] &
m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand
[ 9 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 6 ] ,
mu l t ip l i cand [ 7 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r
[ 6 ] , mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 4 ] &
m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand
[ 2 ] & m u l t i p l i e r [ 6 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 6 ] ,
mu l t ip l i cand [ 0 ] & m u l t i p l i e r [ 6 ] , 6 ' d0 } ;
110
111 a s s i gn P7 = {17 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 7 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand
[ 1 9 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 1 8 ] & m u l t i p l i e r [ 7 ] ,
mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 1 6 ] &
m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 1 5 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand
[ 1 4 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 7 ] ,
mu l t ip l i cand [ 1 2 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 1 1 ] &
m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand
[ 9 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 7 ] ,
mu l t ip l i cand [ 7 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r
[ 7 ] , mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 4 ] &
m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand
[ 2 ] & m u l t i p l i e r [ 7 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 7 ] ,
mu l t ip l i cand [ 0 ] & m u l t i p l i e r [ 7 ] , 7 ' d0 } ;
112
113 a s s i gn P8 = {16 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 8 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand
[ 1 9 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 1 8 ] & m u l t i p l i e r [ 8 ] ,
mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 1 6 ] &
m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 1 5 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand
[ 1 4 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 8 ] ,
mu l t ip l i cand [ 1 2 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 1 1 ] &
m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand
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[ 9 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 8 ] ,
mu l t ip l i cand [ 7 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r
[ 8 ] , mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 4 ] &
m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand
[ 2 ] & m u l t i p l i e r [ 8 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 8 ] ,
mu l t ip l i cand [ 0 ] & m u l t i p l i e r [ 8 ] , 8 ' d0 } ;
114
115 a s s i gn P9 = {15 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 9 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand
[ 1 9 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 1 8 ] & m u l t i p l i e r [ 9 ] ,
mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 1 6 ] &
m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 1 5 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand
[ 1 4 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 9 ] ,
mu l t ip l i cand [ 1 2 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 1 1 ] &
m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand
[ 9 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 9 ] ,
mu l t ip l i cand [ 7 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r
[ 9 ] , mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 4 ] &
m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand
[ 2 ] & m u l t i p l i e r [ 9 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 9 ] ,
mu l t ip l i cand [ 0 ] & m u l t i p l i e r [ 9 ] , 9 ' d0 } ;
116
117 a s s i gn P10 = {14 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 1 0 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 1 0 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 1 0 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 1 0 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 1 0 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 1 0 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 1 0 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 1 0 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 1 0 ] , 10 ' d0 } ;
118
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119 a s s i gn P11 = {13 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 1 1 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 1 1 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 1 1 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 1 1 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 1 1 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 1 1 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 1 1 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 1 1 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 1 1 ] , 11 ' d0 } ;
120
121 a s s i gn P12 = {12 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 1 2 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 1 2 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 1 2 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 1 2 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 1 2 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 1 2 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 1 2 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 1 2 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 1 2 ] , 12 ' d0 } ;
122
123 a s s i gn P13 = {11 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 1 3 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 1 3 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 1 3 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 1 3 ] ,
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mult ip l i cand [ 1 3 ] & m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 1 3 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 1 3 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 1 3 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 1 3 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 1 3 ] , 13 ' d0 } ;
124
125 a s s i gn P14 = {10 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 1 4 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 1 4 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 1 4 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 1 4 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 1 4 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 1 4 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 1 4 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 1 4 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 1 4 ] , 14 ' d0 } ;
126
127 a s s i gn P15 = {9 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 1 5 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 1 5 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 1 5 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 1 5 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 1 5 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 1 5 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 1 5 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 2 ] &
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m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 1 5 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 1 5 ] , 15 ' d0 } ;
128
129 a s s i gn P16 = {8 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 1 6 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 1 6 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 1 6 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 1 6 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 1 6 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 1 6 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 1 6 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 1 6 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 1 6 ] , 16 ' d0 } ;
130
131 a s s i gn P17 = {7 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 1 7 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 1 7 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 1 7 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 1 7 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 1 7 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 1 7 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 1 7 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 1 7 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 1 7 ] , 17 ' d0 } ;
132
133 a s s i gn P18 = {6 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 1 8 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 1 8 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 1 8 ] &
I.3 Wallace Tree Multiplier I-46
m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 1 8 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 1 8 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 1 8 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 1 8 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 1 8 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 1 8 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 1 8 ] , 18 ' d0 } ;
134
135 a s s i gn P19 = {5 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 1 9 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 1 9 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 1 9 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 1 9 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 1 9 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 1 9 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 1 9 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 1 9 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 1 9 ] , 19 ' d0 } ;
136
137 a s s i gn P20 = {4 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 2 0 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 2 0 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 2 0 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 2 0 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 2 0 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand
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[ 7 ] & m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 2 0 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 2 0 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 2 0 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 2 0 ] , 20 ' d0 } ;
138
139 a s s i gn P21 = {3 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 2 1 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 2 1 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 2 1 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 2 1 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 2 1 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 2 1 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 2 1 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 2 1 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 2 1 ] , 21 ' d0 } ;
140
141 a s s i gn P22 = {2 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 2 2 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 2 2 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 2 2 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 2 2 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 2 2 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 2 2 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 2 2 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 2 2 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 2 2 ] , 22 ' d0 } ;
142
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143 a s s i gn P23 = {1 'd0 , mu l t ip l i cand [ 2 3 ] & m u l t i p l i e r [ 2 3 ] ,
mu l t ip l i cand [ 2 2 ] & m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 2 1 ] &
m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 2 0 ] & m u l t i p l i e r [ 2 3 ] ,
mu l t ip l i cand [ 1 9 ] & m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 1 8 ] &
m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 1 7 ] & m u l t i p l i e r [ 2 3 ] ,
mu l t ip l i cand [ 1 6 ] & m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 1 5 ] &
m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 1 4 ] & m u l t i p l i e r [ 2 3 ] ,
mu l t ip l i cand [ 1 3 ] & m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 1 2 ] &
m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 1 1 ] & m u l t i p l i e r [ 2 3 ] ,
mu l t ip l i cand [ 1 0 ] & m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 9 ] &
m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 8 ] & m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand
[ 7 ] & m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 6 ] & m u l t i p l i e r [ 2 3 ] ,
mu l t ip l i cand [ 5 ] & m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 4 ] & m u l t i p l i e r
[ 2 3 ] , mu l t ip l i cand [ 3 ] & m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 2 ] &
m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand [ 1 ] & m u l t i p l i e r [ 2 3 ] , mu l t ip l i cand
[ 0 ] & m u l t i p l i e r [ 2 3 ] , 23 ' d0 } ;
144
145 a s s i gn S11 = P0 [ 1 ] ^ P1 [ 1 ] ;
146 a s s i gn C11 = P0 [ 1 ] & P1 [ 1 ] ;
147 a s s i gn S12 = P0 [ 2 ] ^ P1 [ 2 ] ^ P2 [ 2 ] ;
148 a s s i gn C12 = (P0 [ 2 ] & P1 [ 2 ] ) | (P1 [ 2 ] & P2 [ 2 ] ) | (P0 [ 2 ] & P2 [ 2 ] ) ;
149 a s s i gn S13 = P0 [ 3 ] ^ P1 [ 3 ] ^ P2 [ 3 ] ;
150 a s s i gn C13 = (P0 [ 3 ] & P1 [ 3 ] ) | (P1 [ 3 ] & P2 [ 3 ] ) | (P0 [ 3 ] & P2 [ 3 ] ) ;
151 a s s i gn S114 = P0 [ 4 ] ^ P1 [ 4 ] ^ P2 [ 4 ] ;
152 a s s i gn C114 = (P0 [ 4 ] & P1 [ 4 ] ) | (P1 [ 4 ] & P2 [ 4 ] ) | (P0 [ 4 ] & P2 [ 4 ] )
;
153 a s s i gn S115 = P0 [ 5 ] ^ P1 [ 5 ] ^ P2 [ 5 ] ;
154 a s s i gn C115 = (P0 [ 5 ] & P1 [ 5 ] ) | (P1 [ 5 ] & P2 [ 5 ] ) | (P0 [ 5 ] & P2 [ 5 ] )
;
155 a s s i gn S116 = P0 [ 6 ] ^ P1 [ 6 ] ^ P2 [ 6 ] ;
156 a s s i gn C116 = (P0 [ 6 ] & P1 [ 6 ] ) | (P1 [ 6 ] & P2 [ 6 ] ) | (P0 [ 6 ] & P2 [ 6 ] )
;
157 a s s i gn S117 = P0 [ 7 ] ^ P1 [ 7 ] ^ P2 [ 7 ] ;
158 a s s i gn C117 = (P0 [ 7 ] & P1 [ 7 ] ) | (P1 [ 7 ] & P2 [ 7 ] ) | (P0 [ 7 ] & P2 [ 7 ] )
;
159 a s s i gn S118 = P0 [ 8 ] ^ P1 [ 8 ] ^ P2 [ 8 ] ;
160 a s s i gn C118 = (P0 [ 8 ] & P1 [ 8 ] ) | (P1 [ 8 ] & P2 [ 8 ] ) | (P0 [ 8 ] & P2 [ 8 ] )
;
161 a s s i gn S119 = P0 [ 9 ] ^ P1 [ 9 ] ^ P2 [ 9 ] ;
162 a s s i gn C119 = (P0 [ 9 ] & P1 [ 9 ] ) | (P1 [ 9 ] & P2 [ 9 ] ) | (P0 [ 9 ] & P2 [ 9 ] )
;
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163 a s s i gn S1110 = P0 [ 1 0 ] ^ P1 [ 1 0 ] ^ P2 [ 1 0 ] ;
164 a s s i gn C1110_inst = (P0 [ 1 0 ] & P1 [ 1 0 ] ) | (P1 [ 1 0 ] & P2 [ 1 0 ] ) | (P0
[ 1 0 ] & P2 [ 1 0 ] ) ;
165 a s s i gn S1111 = P0 [ 1 1 ] ^ P1 [ 1 1 ] ^ P2 [ 1 1 ] ;
166 a s s i gn C1111_inst = (P0 [ 1 1 ] & P1 [ 1 1 ] ) | (P1 [ 1 1 ] & P2 [ 1 1 ] ) | (P0
[ 1 1 ] & P2 [ 1 1 ] ) ;
167 a s s i gn S1112 = P0 [ 1 2 ] ^ P1 [ 1 2 ] ^ P2 [ 1 2 ] ;
168 a s s i gn C1112_inst = (P0 [ 1 2 ] & P1 [ 1 2 ] ) | (P1 [ 1 2 ] & P2 [ 1 2 ] ) | (P0
[ 1 2 ] & P2 [ 1 2 ] ) ;
169 a s s i gn S1113 = P0 [ 1 3 ] ^ P1 [ 1 3 ] ^ P2 [ 1 3 ] ;
170 a s s i gn C1113_inst = (P0 [ 1 3 ] & P1 [ 1 3 ] ) | (P1 [ 1 3 ] & P2 [ 1 3 ] ) | (P0
[ 1 3 ] & P2 [ 1 3 ] ) ;
171 a s s i gn S1114 = P0 [ 1 4 ] ^ P1 [ 1 4 ] ^ P2 [ 1 4 ] ;
172 a s s i gn C1114_inst = (P0 [ 1 4 ] & P1 [ 1 4 ] ) | (P1 [ 1 4 ] & P2 [ 1 4 ] ) | (P0
[ 1 4 ] & P2 [ 1 4 ] ) ;
173 a s s i gn S1115 = P0 [ 1 5 ] ^ P1 [ 1 5 ] ^ P2 [ 1 5 ] ;
174 a s s i gn C1115_inst = (P0 [ 1 5 ] & P1 [ 1 5 ] ) | (P1 [ 1 5 ] & P2 [ 1 5 ] ) | (P0
[ 1 5 ] & P2 [ 1 5 ] ) ;
175 a s s i gn S1116 = P0 [ 1 6 ] ^ P1 [ 1 6 ] ^ P2 [ 1 6 ] ;
176 a s s i gn C1116_inst = (P0 [ 1 6 ] & P1 [ 1 6 ] ) | (P1 [ 1 6 ] & P2 [ 1 6 ] ) | (P0
[ 1 6 ] & P2 [ 1 6 ] ) ;
177 a s s i gn S1117 = P0 [ 1 7 ] ^ P1 [ 1 7 ] ^ P2 [ 1 7 ] ;
178 a s s i gn C1117_inst = (P0 [ 1 7 ] & P1 [ 1 7 ] ) | (P1 [ 1 7 ] & P2 [ 1 7 ] ) | (P0
[ 1 7 ] & P2 [ 1 7 ] ) ;
179 a s s i gn S1118 = P0 [ 1 8 ] ^ P1 [ 1 8 ] ^ P2 [ 1 8 ] ;
180 a s s i gn C1118_inst = (P0 [ 1 8 ] & P1 [ 1 8 ] ) | (P1 [ 1 8 ] & P2 [ 1 8 ] ) | (P0
[ 1 8 ] & P2 [ 1 8 ] ) ;
181 a s s i gn S1119 = P0 [ 1 9 ] ^ P1 [ 1 9 ] ^ P2 [ 1 9 ] ;
182 a s s i gn C1119_inst = (P0 [ 1 9 ] & P1 [ 1 9 ] ) | (P1 [ 1 9 ] & P2 [ 1 9 ] ) | (P0
[ 1 9 ] & P2 [ 1 9 ] ) ;
183 a s s i gn S1120 = P0 [ 2 0 ] ^ P1 [ 2 0 ] ^ P2 [ 2 0 ] ;
184 a s s i gn C1120_inst = (P0 [ 2 0 ] & P1 [ 2 0 ] ) | (P1 [ 2 0 ] & P2 [ 2 0 ] ) | (P0
[ 2 0 ] & P2 [ 2 0 ] ) ;
185 a s s i gn S1121 = P0 [ 2 1 ] ^ P1 [ 2 1 ] ^ P2 [ 2 1 ] ;
186 a s s i gn C1121_inst = (P0 [ 2 1 ] & P1 [ 2 1 ] ) | (P1 [ 2 1 ] & P2 [ 2 1 ] ) | (P0
[ 2 1 ] & P2 [ 2 1 ] ) ;
187 a s s i gn S1122 = P0 [ 2 2 ] ^ P1 [ 2 2 ] ^ P2 [ 2 2 ] ;
188 a s s i gn C1122_inst = (P0 [ 2 2 ] & P1 [ 2 2 ] ) | (P1 [ 2 2 ] & P2 [ 2 2 ] ) | (P0
[ 2 2 ] & P2 [ 2 2 ] ) ;
189 a s s i gn S1123 = P1 [ 2 3 ] ^ P2 [ 2 3 ] ^ P3 [ 2 3 ] ;
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190 a s s i gn C1123_inst = (P1 [ 2 3 ] & P2 [ 2 3 ] ) | (P2 [ 2 3 ] & P3 [ 2 3 ] ) | (P1
[ 2 3 ] & P3 [ 2 3 ] ) ;
191 a s s i gn S1124 = P2 [ 2 4 ] ^ P3 [ 2 4 ] ^ P4 [ 2 4 ] ;
192 a s s i gn C1124_inst = (P2 [ 2 4 ] & P3 [ 2 4 ] ) | (P3 [ 2 4 ] & P4 [ 2 4 ] ) | (P2
[ 2 4 ] & P4 [ 2 4 ] ) ;
193 a s s i gn S1125 = P3 [ 2 5 ] ^ P4 [ 2 5 ] ^ P5 [ 2 5 ] ;
194 a s s i gn C1125_inst = (P3 [ 2 5 ] & P4 [ 2 5 ] ) | (P4 [ 2 5 ] & P5 [ 2 5 ] ) | (P3
[ 2 5 ] & P5 [ 2 5 ] ) ;
195 a s s i gn S1126 = P4 [ 2 6 ] ^ P5 [ 2 6 ] ^ P6 [ 2 6 ] ;
196 a s s i gn C1126_inst = (P4 [ 2 6 ] & P5 [ 2 6 ] ) | (P5 [ 2 6 ] & P6 [ 2 6 ] ) | (P4
[ 2 6 ] & P6 [ 2 6 ] ) ;
197 a s s i gn S1127 = P5 [ 2 7 ] ^ P6 [ 2 7 ] ^ P7 [ 2 7 ] ;
198 a s s i gn C1127_inst = (P5 [ 2 7 ] & P6 [ 2 7 ] ) | (P6 [ 2 7 ] & P7 [ 2 7 ] ) | (P5
[ 2 7 ] & P7 [ 2 7 ] ) ;
199 a s s i gn S1128 = P6 [ 2 8 ] ^ P7 [ 2 8 ] ^ P8 [ 2 8 ] ;
200 a s s i gn C1128_inst = (P6 [ 2 8 ] & P7 [ 2 8 ] ) | (P7 [ 2 8 ] & P8 [ 2 8 ] ) | (P6
[ 2 8 ] & P8 [ 2 8 ] ) ;
201 a s s i gn S1129 = P7 [ 2 9 ] ^ P8 [ 2 9 ] ^ P9 [ 2 9 ] ;
202 a s s i gn C1129_inst = (P7 [ 2 9 ] & P8 [ 2 9 ] ) | (P8 [ 2 9 ] & P9 [ 2 9 ] ) | (P7
[ 2 9 ] & P9 [ 2 9 ] ) ;
203 a s s i gn S1130 = P8 [ 3 0 ] ^ P9 [ 3 0 ] ^ P10 [ 3 0 ] ;
204 a s s i gn C1130_inst = (P8 [ 3 0 ] & P9 [ 3 0 ] ) | (P9 [ 3 0 ] & P10 [ 3 0 ] ) | (P8
[ 3 0 ] & P10 [ 3 0 ] ) ;
205 a s s i gn S1131 = P9 [ 3 1 ] ^ P10 [ 3 1 ] ^ P11 [ 3 1 ] ;
206 a s s i gn C1131_inst = (P9 [ 3 1 ] & P10 [ 3 1 ] ) | (P10 [ 3 1 ] & P11 [ 3 1 ] ) | (
P9 [ 3 1 ] & P11 [ 3 1 ] ) ;
207 a s s i gn S1132 = P10 [ 3 2 ] ^ P11 [ 3 2 ] ^ P12 [ 3 2 ] ;
208 a s s i gn C1132_inst = (P10 [ 3 2 ] & P11 [ 3 2 ] ) | (P11 [ 3 2 ] & P12 [ 3 2 ] ) | (
P10 [ 3 2 ] & P12 [ 3 2 ] ) ;
209 a s s i gn S1133 = P11 [ 3 3 ] ^ P12 [ 3 3 ] ^ P13 [ 3 3 ] ;
210 a s s i gn C1133_inst = (P11 [ 3 3 ] & P12 [ 3 3 ] ) | (P12 [ 3 3 ] & P13 [ 3 3 ] ) | (
P11 [ 3 3 ] & P13 [ 3 3 ] ) ;
211 a s s i gn S1134 = P12 [ 3 4 ] ^ P13 [ 3 4 ] ^ P14 [ 3 4 ] ;
212 a s s i gn C1134_inst = (P12 [ 3 4 ] & P13 [ 3 4 ] ) | (P13 [ 3 4 ] & P14 [ 3 4 ] ) | (
P12 [ 3 4 ] & P14 [ 3 4 ] ) ;
213 a s s i gn S1135 = P13 [ 3 5 ] ^ P14 [ 3 5 ] ^ P15 [ 3 5 ] ;
214 a s s i gn C1135_inst = (P13 [ 3 5 ] & P14 [ 3 5 ] ) | (P14 [ 3 5 ] & P15 [ 3 5 ] ) | (
P13 [ 3 5 ] & P15 [ 3 5 ] ) ;
215 a s s i gn S1136 = P14 [ 3 6 ] ^ P15 [ 3 6 ] ^ P16 [ 3 6 ] ;
216 a s s i gn C1136_inst = (P14 [ 3 6 ] & P15 [ 3 6 ] ) | (P15 [ 3 6 ] & P16 [ 3 6 ] ) | (
P14 [ 3 6 ] & P16 [ 3 6 ] ) ;
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217 a s s i gn S1137 = P15 [ 3 7 ] ^ P16 [ 3 7 ] ^ P17 [ 3 7 ] ;
218 a s s i gn C1137_inst = (P15 [ 3 7 ] & P16 [ 3 7 ] ) | (P16 [ 3 7 ] & P17 [ 3 7 ] ) | (
P15 [ 3 7 ] & P17 [ 3 7 ] ) ;
219 a s s i gn S1138 = P16 [ 3 8 ] ^ P17 [ 3 8 ] ^ P18 [ 3 8 ] ;
220 a s s i gn C1138_inst = (P16 [ 3 8 ] & P17 [ 3 8 ] ) | (P17 [ 3 8 ] & P18 [ 3 8 ] ) | (
P16 [ 3 8 ] & P18 [ 3 8 ] ) ;
221 a s s i gn S1139 = P17 [ 3 9 ] ^ P18 [ 3 9 ] ^ P19 [ 3 9 ] ;
222 a s s i gn C1139_inst = (P17 [ 3 9 ] & P18 [ 3 9 ] ) | (P18 [ 3 9 ] & P19 [ 3 9 ] ) | (
P17 [ 3 9 ] & P19 [ 3 9 ] ) ;
223 a s s i gn S1140 = P18 [ 4 0 ] ^ P19 [ 4 0 ] ^ P20 [ 4 0 ] ;
224 a s s i gn C1140_inst = (P18 [ 4 0 ] & P19 [ 4 0 ] ) | (P19 [ 4 0 ] & P20 [ 4 0 ] ) | (
P18 [ 4 0 ] & P20 [ 4 0 ] ) ;
225 a s s i gn S1141 = P19 [ 4 1 ] ^ P20 [ 4 1 ] ^ P21 [ 4 1 ] ;
226 a s s i gn C1141_inst = (P19 [ 4 1 ] & P20 [ 4 1 ] ) | (P20 [ 4 1 ] & P21 [ 4 1 ] ) | (
P19 [ 4 1 ] & P21 [ 4 1 ] ) ;
227 a s s i gn S1142 = P20 [ 4 2 ] ^ P21 [ 4 2 ] ^ P22 [ 4 2 ] ;
228 a s s i gn C1142_inst = (P20 [ 4 2 ] & P21 [ 4 2 ] ) | (P21 [ 4 2 ] & P22 [ 4 2 ] ) | (
P20 [ 4 2 ] & P22 [ 4 2 ] ) ;
229 a s s i gn S1143 = P21 [ 4 3 ] ^ P22 [ 4 3 ] ;
230 a s s i gn C1143_inst = P21 [ 4 3 ] & P22 [ 4 3 ] ;
231
232 a s s i gn S124 = P3 [ 4 ] ^ P4 [ 4 ] ;
233 a s s i gn C124 = P3 [ 4 ] & P4 [ 4 ] ;
234 a s s i gn S125 = P3 [ 5 ] ^ P4 [ 5 ] ^ P5 [ 5 ] ;
235 a s s i gn C125 = (P3 [ 5 ] & P4 [ 5 ] ) | (P4 [ 5 ] & P5 [ 5 ] ) | (P3 [ 5 ] & P5 [ 5 ] )
;
236 a s s i gn S126 = P3 [ 6 ] ^ P4 [ 6 ] ^ P5 [ 6 ] ;
237 a s s i gn C126 = (P3 [ 6 ] & P4 [ 6 ] ) | (P4 [ 6 ] & P5 [ 6 ] ) | (P3 [ 6 ] & P5 [ 6 ] )
;
238 a s s i gn S127 = P3 [ 7 ] ^ P4 [ 7 ] ^ P5 [ 7 ] ;
239 a s s i gn C127 = (P3 [ 7 ] & P4 [ 7 ] ) | (P4 [ 7 ] & P5 [ 7 ] ) | (P3 [ 7 ] & P5 [ 7 ] )
;
240 a s s i gn S128 = P3 [ 8 ] ^ P4 [ 8 ] ^ P5 [ 8 ] ;
241 a s s i gn C128 = (P3 [ 8 ] & P4 [ 8 ] ) | (P4 [ 8 ] & P5 [ 8 ] ) | (P3 [ 8 ] & P5 [ 8 ] )
;
242 a s s i gn S129 = P3 [ 9 ] ^ P4 [ 9 ] ^ P5 [ 9 ] ;
243 a s s i gn C129 = (P3 [ 9 ] & P4 [ 9 ] ) | (P4 [ 9 ] & P5 [ 9 ] ) | (P3 [ 9 ] & P5 [ 9 ] )
;
244 a s s i gn S1210 = P3 [ 1 0 ] ^ P4 [ 1 0 ] ^ P5 [ 1 0 ] ;
245 a s s i gn C1210_inst = (P3 [ 1 0 ] & P4 [ 1 0 ] ) | (P4 [ 1 0 ] & P5 [ 1 0 ] ) | (P3
[ 1 0 ] & P5 [ 1 0 ] ) ;
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246 a s s i gn S1211 = P3 [ 1 1 ] ^ P4 [ 1 1 ] ^ P5 [ 1 1 ] ;
247 a s s i gn C1211_inst = (P3 [ 1 1 ] & P4 [ 1 1 ] ) | (P4 [ 1 1 ] & P5 [ 1 1 ] ) | (P3
[ 1 1 ] & P5 [ 1 1 ] ) ;
248 a s s i gn S1212 = P3 [ 1 2 ] ^ P4 [ 1 2 ] ^ P5 [ 1 2 ] ;
249 a s s i gn C1212_inst = (P3 [ 1 2 ] & P4 [ 1 2 ] ) | (P4 [ 1 2 ] & P5 [ 1 2 ] ) | (P3
[ 1 2 ] & P5 [ 1 2 ] ) ;
250 a s s i gn S1213 = P3 [ 1 3 ] ^ P4 [ 1 3 ] ^ P5 [ 1 3 ] ;
251 a s s i gn C1213_inst = (P3 [ 1 3 ] & P4 [ 1 3 ] ) | (P4 [ 1 3 ] & P5 [ 1 3 ] ) | (P3
[ 1 3 ] & P5 [ 1 3 ] ) ;
252 a s s i gn S1214 = P3 [ 1 4 ] ^ P4 [ 1 4 ] ^ P5 [ 1 4 ] ;
253 a s s i gn C1214_inst = (P3 [ 1 4 ] & P4 [ 1 4 ] ) | (P4 [ 1 4 ] & P5 [ 1 4 ] ) | (P3
[ 1 4 ] & P5 [ 1 4 ] ) ;
254 a s s i gn S1215 = P3 [ 1 5 ] ^ P4 [ 1 5 ] ^ P5 [ 1 5 ] ;
255 a s s i gn C1215_inst = (P3 [ 1 5 ] & P4 [ 1 5 ] ) | (P4 [ 1 5 ] & P5 [ 1 5 ] ) | (P3
[ 1 5 ] & P5 [ 1 5 ] ) ;
256 a s s i gn S1216 = P3 [ 1 6 ] ^ P4 [ 1 6 ] ^ P5 [ 1 6 ] ;
257 a s s i gn C1216_inst = (P3 [ 1 6 ] & P4 [ 1 6 ] ) | (P4 [ 1 6 ] & P5 [ 1 6 ] ) | (P3
[ 1 6 ] & P5 [ 1 6 ] ) ;
258 a s s i gn S1217 = P3 [ 1 7 ] ^ P4 [ 1 7 ] ^ P5 [ 1 7 ] ;
259 a s s i gn C1217_inst = (P3 [ 1 7 ] & P4 [ 1 7 ] ) | (P4 [ 1 7 ] & P5 [ 1 7 ] ) | (P3
[ 1 7 ] & P5 [ 1 7 ] ) ;
260 a s s i gn S1218 = P3 [ 1 8 ] ^ P4 [ 1 8 ] ^ P5 [ 1 8 ] ;
261 a s s i gn C1218_inst = (P3 [ 1 8 ] & P4 [ 1 8 ] ) | (P4 [ 1 8 ] & P5 [ 1 8 ] ) | (P3
[ 1 8 ] & P5 [ 1 8 ] ) ;
262 a s s i gn S1219 = P3 [ 1 9 ] ^ P4 [ 1 9 ] ^ P5 [ 1 9 ] ;
263 a s s i gn C1219_inst = (P3 [ 1 9 ] & P4 [ 1 9 ] ) | (P4 [ 1 9 ] & P5 [ 1 9 ] ) | (P3
[ 1 9 ] & P5 [ 1 9 ] ) ;
264 a s s i gn S1220 = P3 [ 2 0 ] ^ P4 [ 2 0 ] ^ P5 [ 2 0 ] ;
265 a s s i gn C1220_inst = (P3 [ 2 0 ] & P4 [ 2 0 ] ) | (P4 [ 2 0 ] & P5 [ 2 0 ] ) | (P3
[ 2 0 ] & P5 [ 2 0 ] ) ;
266 a s s i gn S1221 = P3 [ 2 1 ] ^ P4 [ 2 1 ] ^ P5 [ 2 1 ] ;
267 a s s i gn C1221_inst = (P3 [ 2 1 ] & P4 [ 2 1 ] ) | (P4 [ 2 1 ] & P5 [ 2 1 ] ) | (P3
[ 2 1 ] & P5 [ 2 1 ] ) ;
268 a s s i gn S1222 = P3 [ 2 2 ] ^ P4 [ 2 2 ] ^ P5 [ 2 2 ] ;
269 a s s i gn C1222_inst = (P3 [ 2 2 ] & P4 [ 2 2 ] ) | (P4 [ 2 2 ] & P5 [ 2 2 ] ) | (P3
[ 2 2 ] & P5 [ 2 2 ] ) ;
270 a s s i gn S1223 = P4 [ 2 3 ] ^ P5 [ 2 3 ] ^ P6 [ 2 3 ] ;
271 a s s i gn C1223_inst = (P4 [ 2 3 ] & P5 [ 2 3 ] ) | (P5 [ 2 3 ] & P6 [ 2 3 ] ) | (P4
[ 2 3 ] & P6 [ 2 3 ] ) ;
272 a s s i gn S1224 = P5 [ 2 4 ] ^ P6 [ 2 4 ] ^ P7 [ 2 4 ] ;
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273 a s s i gn C1224_inst = (P5 [ 2 4 ] & P6 [ 2 4 ] ) | (P6 [ 2 4 ] & P7 [ 2 4 ] ) | (P5
[ 2 4 ] & P7 [ 2 4 ] ) ;
274 a s s i gn S1225 = P6 [ 2 5 ] ^ P7 [ 2 5 ] ^ P8 [ 2 5 ] ;
275 a s s i gn C1225_inst = (P6 [ 2 5 ] & P7 [ 2 5 ] ) | (P7 [ 2 5 ] & P8 [ 2 5 ] ) | (P6
[ 2 5 ] & P8 [ 2 5 ] ) ;
276 a s s i gn S1226 = P7 [ 2 6 ] ^ P8 [ 2 6 ] ^ P9 [ 2 6 ] ;
277 a s s i gn C1226_inst = (P7 [ 2 6 ] & P8 [ 2 6 ] ) | (P8 [ 2 6 ] & P9 [ 2 6 ] ) | (P7
[ 2 6 ] & P9 [ 2 6 ] ) ;
278 a s s i gn S1227 = P8 [ 2 7 ] ^ P9 [ 2 7 ] ^ P10 [ 2 7 ] ;
279 a s s i gn C1227_inst = (P8 [ 2 7 ] & P9 [ 2 7 ] ) | (P9 [ 2 7 ] & P10 [ 2 7 ] ) | (P8
[ 2 7 ] & P10 [ 2 7 ] ) ;
280 a s s i gn S1228 = P9 [ 2 8 ] ^ P10 [ 2 8 ] ^ P11 [ 2 8 ] ;
281 a s s i gn C1228_inst = (P9 [ 2 8 ] & P10 [ 2 8 ] ) | (P10 [ 2 8 ] & P11 [ 2 8 ] ) | (
P9 [ 2 8 ] & P11 [ 2 8 ] ) ;
282 a s s i gn S1229 = P10 [ 2 9 ] ^ P11 [ 2 9 ] ^ P12 [ 2 9 ] ;
283 a s s i gn C1229_inst = (P10 [ 2 9 ] & P11 [ 2 9 ] ) | (P11 [ 2 9 ] & P12 [ 2 9 ] ) | (
P10 [ 2 9 ] & P12 [ 2 9 ] ) ;
284 a s s i gn S1230 = P11 [ 3 0 ] ^ P12 [ 3 0 ] ^ P13 [ 3 0 ] ;
285 a s s i gn C1230_inst = (P11 [ 3 0 ] & P12 [ 3 0 ] ) | (P12 [ 3 0 ] & P13 [ 3 0 ] ) | (
P11 [ 3 0 ] & P13 [ 3 0 ] ) ;
286 a s s i gn S1231 = P12 [ 3 1 ] ^ P13 [ 3 1 ] ^ P14 [ 3 1 ] ;
287 a s s i gn C1231_inst = (P12 [ 3 1 ] & P13 [ 3 1 ] ) | (P13 [ 3 1 ] & P14 [ 3 1 ] ) | (
P12 [ 3 1 ] & P14 [ 3 1 ] ) ;
288 a s s i gn S1232 = P13 [ 3 2 ] ^ P14 [ 3 2 ] ^ P15 [ 3 2 ] ;
289 a s s i gn C1232_inst = (P13 [ 3 2 ] & P14 [ 3 2 ] ) | (P14 [ 3 2 ] & P15 [ 3 2 ] ) | (
P13 [ 3 2 ] & P15 [ 3 2 ] ) ;
290 a s s i gn S1233 = P14 [ 3 3 ] ^ P15 [ 3 3 ] ^ P16 [ 3 3 ] ;
291 a s s i gn C1233_inst = (P14 [ 3 3 ] & P15 [ 3 3 ] ) | (P15 [ 3 3 ] & P16 [ 3 3 ] ) | (
P14 [ 3 3 ] & P16 [ 3 3 ] ) ;
292 a s s i gn S1234 = P15 [ 3 4 ] ^ P16 [ 3 4 ] ^ P17 [ 3 4 ] ;
293 a s s i gn C1234_inst = (P15 [ 3 4 ] & P16 [ 3 4 ] ) | (P16 [ 3 4 ] & P17 [ 3 4 ] ) | (
P15 [ 3 4 ] & P17 [ 3 4 ] ) ;
294 a s s i gn S1235 = P16 [ 3 5 ] ^ P17 [ 3 5 ] ^ P18 [ 3 5 ] ;
295 a s s i gn C1235_inst = (P16 [ 3 5 ] & P17 [ 3 5 ] ) | (P17 [ 3 5 ] & P18 [ 3 5 ] ) | (
P16 [ 3 5 ] & P18 [ 3 5 ] ) ;
296 a s s i gn S1236 = P17 [ 3 6 ] ^ P18 [ 3 6 ] ^ P19 [ 3 6 ] ;
297 a s s i gn C1236_inst = (P17 [ 3 6 ] & P18 [ 3 6 ] ) | (P18 [ 3 6 ] & P19 [ 3 6 ] ) | (
P17 [ 3 6 ] & P19 [ 3 6 ] ) ;
298 a s s i gn S1237 = P18 [ 3 7 ] ^ P19 [ 3 7 ] ^ P20 [ 3 7 ] ;
299 a s s i gn C1237_inst = (P18 [ 3 7 ] & P19 [ 3 7 ] ) | (P19 [ 3 7 ] & P20 [ 3 7 ] ) | (
P18 [ 3 7 ] & P20 [ 3 7 ] ) ;
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300 a s s i gn S1238 = P19 [ 3 8 ] ^ P20 [ 3 8 ] ^ P21 [ 3 8 ] ;
301 a s s i gn C1238_inst = (P19 [ 3 8 ] & P20 [ 3 8 ] ) | (P20 [ 3 8 ] & P21 [ 3 8 ] ) | (
P19 [ 3 8 ] & P21 [ 3 8 ] ) ;
302 a s s i gn S1239 = P20 [ 3 9 ] ^ P21 [ 3 9 ] ^ P22 [ 3 9 ] ;
303 a s s i gn C1239_inst = (P20 [ 3 9 ] & P21 [ 3 9 ] ) | (P21 [ 3 9 ] & P22 [ 3 9 ] ) | (
P20 [ 3 9 ] & P22 [ 3 9 ] ) ;
304 a s s i gn S1240 = P21 [ 4 0 ] ^ P22 [ 4 0 ] ;
305 a s s i gn C1240_inst = P21 [ 4 0 ] & P22 [ 4 0 ] ;
306
307 a s s i gn S137 = P6 [ 7 ] ^ P7 [ 7 ] ;
308 a s s i gn C137 = P6 [ 7 ] & P7 [ 7 ] ;
309 a s s i gn S138 = P6 [ 8 ] ^ P7 [ 8 ] ^ P8 [ 8 ] ;
310 a s s i gn C138 = (P6 [ 8 ] & P7 [ 8 ] ) | (P7 [ 8 ] & P8 [ 8 ] ) | (P6 [ 8 ] & P8 [ 8 ] )
;
311 a s s i gn S139 = P6 [ 9 ] ^ P7 [ 9 ] ^ P8 [ 9 ] ;
312 a s s i gn C139 = (P6 [ 9 ] & P7 [ 9 ] ) | (P7 [ 9 ] & P8 [ 9 ] ) | (P6 [ 9 ] & P8 [ 9 ] )
;
313 a s s i gn S1310 = P6 [ 1 0 ] ^ P7 [ 1 0 ] ^ P8 [ 1 0 ] ;
314 a s s i gn C1310_inst = (P6 [ 1 0 ] & P7 [ 1 0 ] ) | (P7 [ 1 0 ] & P8 [ 1 0 ] ) | (P6
[ 1 0 ] & P8 [ 1 0 ] ) ;
315 a s s i gn S1311 = P6 [ 1 1 ] ^ P7 [ 1 1 ] ^ P8 [ 1 1 ] ;
316 a s s i gn C1311_inst = (P6 [ 1 1 ] & P7 [ 1 1 ] ) | (P7 [ 1 1 ] & P8 [ 1 1 ] ) | (P6
[ 1 1 ] & P8 [ 1 1 ] ) ;
317 a s s i gn S1312 = P6 [ 1 2 ] ^ P7 [ 1 2 ] ^ P8 [ 1 2 ] ;
318 a s s i gn C1312_inst = (P6 [ 1 2 ] & P7 [ 1 2 ] ) | (P7 [ 1 2 ] & P8 [ 1 2 ] ) | (P6
[ 1 2 ] & P8 [ 1 2 ] ) ;
319 a s s i gn S1313 = P6 [ 1 3 ] ^ P7 [ 1 3 ] ^ P8 [ 1 3 ] ;
320 a s s i gn C1313_inst = (P6 [ 1 3 ] & P7 [ 1 3 ] ) | (P7 [ 1 3 ] & P8 [ 1 3 ] ) | (P6
[ 1 3 ] & P8 [ 1 3 ] ) ;
321 a s s i gn S1314 = P6 [ 1 4 ] ^ P7 [ 1 4 ] ^ P8 [ 1 4 ] ;
322 a s s i gn C1314_inst = (P6 [ 1 4 ] & P7 [ 1 4 ] ) | (P7 [ 1 4 ] & P8 [ 1 4 ] ) | (P6
[ 1 4 ] & P8 [ 1 4 ] ) ;
323 a s s i gn S1315 = P6 [ 1 5 ] ^ P7 [ 1 5 ] ^ P8 [ 1 5 ] ;
324 a s s i gn C1315_inst = (P6 [ 1 5 ] & P7 [ 1 5 ] ) | (P7 [ 1 5 ] & P8 [ 1 5 ] ) | (P6
[ 1 5 ] & P8 [ 1 5 ] ) ;
325 a s s i gn S1316 = P6 [ 1 6 ] ^ P7 [ 1 6 ] ^ P8 [ 1 6 ] ;
326 a s s i gn C1316_inst = (P6 [ 1 6 ] & P7 [ 1 6 ] ) | (P7 [ 1 6 ] & P8 [ 1 6 ] ) | (P6
[ 1 6 ] & P8 [ 1 6 ] ) ;
327 a s s i gn S1317 = P6 [ 1 7 ] ^ P7 [ 1 7 ] ^ P8 [ 1 7 ] ;
328 a s s i gn C1317_inst = (P6 [ 1 7 ] & P7 [ 1 7 ] ) | (P7 [ 1 7 ] & P8 [ 1 7 ] ) | (P6
[ 1 7 ] & P8 [ 1 7 ] ) ;
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329 a s s i gn S1318 = P6 [ 1 8 ] ^ P7 [ 1 8 ] ^ P8 [ 1 8 ] ;
330 a s s i gn C1318_inst = (P6 [ 1 8 ] & P7 [ 1 8 ] ) | (P7 [ 1 8 ] & P8 [ 1 8 ] ) | (P6
[ 1 8 ] & P8 [ 1 8 ] ) ;
331 a s s i gn S1319 = P6 [ 1 9 ] ^ P7 [ 1 9 ] ^ P8 [ 1 9 ] ;
332 a s s i gn C1319_inst = (P6 [ 1 9 ] & P7 [ 1 9 ] ) | (P7 [ 1 9 ] & P8 [ 1 9 ] ) | (P6
[ 1 9 ] & P8 [ 1 9 ] ) ;
333 a s s i gn S1320 = P6 [ 2 0 ] ^ P7 [ 2 0 ] ^ P8 [ 2 0 ] ;
334 a s s i gn C1320_inst = (P6 [ 2 0 ] & P7 [ 2 0 ] ) | (P7 [ 2 0 ] & P8 [ 2 0 ] ) | (P6
[ 2 0 ] & P8 [ 2 0 ] ) ;
335 a s s i gn S1321 = P6 [ 2 1 ] ^ P7 [ 2 1 ] ^ P8 [ 2 1 ] ;
336 a s s i gn C1321_inst = (P6 [ 2 1 ] & P7 [ 2 1 ] ) | (P7 [ 2 1 ] & P8 [ 2 1 ] ) | (P6
[ 2 1 ] & P8 [ 2 1 ] ) ;
337 a s s i gn S1322 = P6 [ 2 2 ] ^ P7 [ 2 2 ] ^ P8 [ 2 2 ] ;
338 a s s i gn C1322_inst = (P6 [ 2 2 ] & P7 [ 2 2 ] ) | (P7 [ 2 2 ] & P8 [ 2 2 ] ) | (P6
[ 2 2 ] & P8 [ 2 2 ] ) ;
339 a s s i gn S1323 = P7 [ 2 3 ] ^ P8 [ 2 3 ] ^ P9 [ 2 3 ] ;
340 a s s i gn C1323_inst = (P7 [ 2 3 ] & P8 [ 2 3 ] ) | (P8 [ 2 3 ] & P9 [ 2 3 ] ) | (P7
[ 2 3 ] & P9 [ 2 3 ] ) ;
341 a s s i gn S1324 = P8 [ 2 4 ] ^ P9 [ 2 4 ] ^ P10 [ 2 4 ] ;
342 a s s i gn C1324_inst = (P8 [ 2 4 ] & P9 [ 2 4 ] ) | (P9 [ 2 4 ] & P10 [ 2 4 ] ) | (P8
[ 2 4 ] & P10 [ 2 4 ] ) ;
343 a s s i gn S1325 = P9 [ 2 5 ] ^ P10 [ 2 5 ] ^ P11 [ 2 5 ] ;
344 a s s i gn C1325_inst = (P9 [ 2 5 ] & P10 [ 2 5 ] ) | (P10 [ 2 5 ] & P11 [ 2 5 ] ) | (
P9 [ 2 5 ] & P11 [ 2 5 ] ) ;
345 a s s i gn S1326 = P10 [ 2 6 ] ^ P11 [ 2 6 ] ^ P12 [ 2 6 ] ;
346 a s s i gn C1326_inst = (P10 [ 2 6 ] & P11 [ 2 6 ] ) | (P11 [ 2 6 ] & P12 [ 2 6 ] ) | (
P10 [ 2 6 ] & P12 [ 2 6 ] ) ;
347 a s s i gn S1327 = P11 [ 2 7 ] ^ P12 [ 2 7 ] ^ P13 [ 2 7 ] ;
348 a s s i gn C1327_inst = (P11 [ 2 7 ] & P12 [ 2 7 ] ) | (P12 [ 2 7 ] & P13 [ 2 7 ] ) | (
P11 [ 2 7 ] & P13 [ 2 7 ] ) ;
349 a s s i gn S1328 = P12 [ 2 8 ] ^ P13 [ 2 8 ] ^ P14 [ 2 8 ] ;
350 a s s i gn C1328_inst = (P12 [ 2 8 ] & P13 [ 2 8 ] ) | (P13 [ 2 8 ] & P14 [ 2 8 ] ) | (
P12 [ 2 8 ] & P14 [ 2 8 ] ) ;
351 a s s i gn S1329 = P13 [ 2 9 ] ^ P14 [ 2 9 ] ^ P15 [ 2 9 ] ;
352 a s s i gn C1329_inst = (P13 [ 2 9 ] & P14 [ 2 9 ] ) | (P14 [ 2 9 ] & P15 [ 2 9 ] ) | (
P13 [ 2 9 ] & P15 [ 2 9 ] ) ;
353 a s s i gn S1330 = P14 [ 3 0 ] ^ P15 [ 3 0 ] ^ P16 [ 3 0 ] ;
354 a s s i gn C1330_inst = (P14 [ 3 0 ] & P15 [ 3 0 ] ) | (P15 [ 3 0 ] & P16 [ 3 0 ] ) | (
P14 [ 3 0 ] & P16 [ 3 0 ] ) ;
355 a s s i gn S1331 = P15 [ 3 1 ] ^ P16 [ 3 1 ] ^ P17 [ 3 1 ] ;
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356 a s s i gn C1331_inst = (P15 [ 3 1 ] & P16 [ 3 1 ] ) | (P16 [ 3 1 ] & P17 [ 3 1 ] ) | (
P15 [ 3 1 ] & P17 [ 3 1 ] ) ;
357 a s s i gn S1332 = P16 [ 3 2 ] ^ P17 [ 3 2 ] ^ P18 [ 3 2 ] ;
358 a s s i gn C1332_inst = (P16 [ 3 2 ] & P17 [ 3 2 ] ) | (P17 [ 3 2 ] & P18 [ 3 2 ] ) | (
P16 [ 3 2 ] & P18 [ 3 2 ] ) ;
359 a s s i gn S1333 = P17 [ 3 3 ] ^ P18 [ 3 3 ] ^ P19 [ 3 3 ] ;
360 a s s i gn C1333_inst = (P17 [ 3 3 ] & P18 [ 3 3 ] ) | (P18 [ 3 3 ] & P19 [ 3 3 ] ) | (
P17 [ 3 3 ] & P19 [ 3 3 ] ) ;
361 a s s i gn S1334 = P18 [ 3 4 ] ^ P19 [ 3 4 ] ^ P20 [ 3 4 ] ;
362 a s s i gn C1334_inst = (P18 [ 3 4 ] & P19 [ 3 4 ] ) | (P19 [ 3 4 ] & P20 [ 3 4 ] ) | (
P18 [ 3 4 ] & P20 [ 3 4 ] ) ;
363 a s s i gn S1335 = P19 [ 3 5 ] ^ P20 [ 3 5 ] ^ P21 [ 3 5 ] ;
364 a s s i gn C1335_inst = (P19 [ 3 5 ] & P20 [ 3 5 ] ) | (P20 [ 3 5 ] & P21 [ 3 5 ] ) | (
P19 [ 3 5 ] & P21 [ 3 5 ] ) ;
365 a s s i gn S1336 = P20 [ 3 6 ] ^ P21 [ 3 6 ] ^ P22 [ 3 6 ] ;
366 a s s i gn C1336_inst = (P20 [ 3 6 ] & P21 [ 3 6 ] ) | (P21 [ 3 6 ] & P22 [ 3 6 ] ) | (
P20 [ 3 6 ] & P22 [ 3 6 ] ) ;
367 a s s i gn S1337 = P21 [ 3 7 ] ^ P22 [ 3 7 ] ;
368 a s s i gn C1337_inst = P21 [ 3 7 ] & P22 [ 3 7 ] ;
369
370 a s s i gn S1410 = P9 [ 1 0 ] ^ P10 [ 1 0 ] ;
371 a s s i gn C1410_inst = P9 [ 1 0 ] & P10 [ 1 0 ] ;
372 a s s i gn S1411 = P9 [ 1 1 ] ^ P10 [ 1 1 ] ^ P11 [ 1 1 ] ;
373 a s s i gn C1411_inst = (P9 [ 1 1 ] & P10 [ 1 1 ] ) | (P10 [ 1 1 ] & P11 [ 1 1 ] ) | (
P9 [ 1 1 ] & P11 [ 1 1 ] ) ;
374 a s s i gn S1412 = P9 [ 1 2 ] ^ P10 [ 1 2 ] ^ P11 [ 1 2 ] ;
375 a s s i gn C1412_inst = (P9 [ 1 2 ] & P10 [ 1 2 ] ) | (P10 [ 1 2 ] & P11 [ 1 2 ] ) | (
P9 [ 1 2 ] & P11 [ 1 2 ] ) ;
376 a s s i gn S1413 = P9 [ 1 3 ] ^ P10 [ 1 3 ] ^ P11 [ 1 3 ] ;
377 a s s i gn C1413_inst = (P9 [ 1 3 ] & P10 [ 1 3 ] ) | (P10 [ 1 3 ] & P11 [ 1 3 ] ) | (
P9 [ 1 3 ] & P11 [ 1 3 ] ) ;
378 a s s i gn S1414 = P9 [ 1 4 ] ^ P10 [ 1 4 ] ^ P11 [ 1 4 ] ;
379 a s s i gn C1414_inst = (P9 [ 1 4 ] & P10 [ 1 4 ] ) | (P10 [ 1 4 ] & P11 [ 1 4 ] ) | (
P9 [ 1 4 ] & P11 [ 1 4 ] ) ;
380 a s s i gn S1415 = P9 [ 1 5 ] ^ P10 [ 1 5 ] ^ P11 [ 1 5 ] ;
381 a s s i gn C1415_inst = (P9 [ 1 5 ] & P10 [ 1 5 ] ) | (P10 [ 1 5 ] & P11 [ 1 5 ] ) | (
P9 [ 1 5 ] & P11 [ 1 5 ] ) ;
382 a s s i gn S1416 = P9 [ 1 6 ] ^ P10 [ 1 6 ] ^ P11 [ 1 6 ] ;
383 a s s i gn C1416_inst = (P9 [ 1 6 ] & P10 [ 1 6 ] ) | (P10 [ 1 6 ] & P11 [ 1 6 ] ) | (
P9 [ 1 6 ] & P11 [ 1 6 ] ) ;
384 a s s i gn S1417 = P9 [ 1 7 ] ^ P10 [ 1 7 ] ^ P11 [ 1 7 ] ;
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385 a s s i gn C1417_inst = (P9 [ 1 7 ] & P10 [ 1 7 ] ) | (P10 [ 1 7 ] & P11 [ 1 7 ] ) | (
P9 [ 1 7 ] & P11 [ 1 7 ] ) ;
386 a s s i gn S1418 = P9 [ 1 8 ] ^ P10 [ 1 8 ] ^ P11 [ 1 8 ] ;
387 a s s i gn C1418_inst = (P9 [ 1 8 ] & P10 [ 1 8 ] ) | (P10 [ 1 8 ] & P11 [ 1 8 ] ) | (
P9 [ 1 8 ] & P11 [ 1 8 ] ) ;
388 a s s i gn S1419 = P9 [ 1 9 ] ^ P10 [ 1 9 ] ^ P11 [ 1 9 ] ;
389 a s s i gn C1419_inst = (P9 [ 1 9 ] & P10 [ 1 9 ] ) | (P10 [ 1 9 ] & P11 [ 1 9 ] ) | (
P9 [ 1 9 ] & P11 [ 1 9 ] ) ;
390 a s s i gn S1420 = P9 [ 2 0 ] ^ P10 [ 2 0 ] ^ P11 [ 2 0 ] ;
391 a s s i gn C1420_inst = (P9 [ 2 0 ] & P10 [ 2 0 ] ) | (P10 [ 2 0 ] & P11 [ 2 0 ] ) | (
P9 [ 2 0 ] & P11 [ 2 0 ] ) ;
392 a s s i gn S1421 = P9 [ 2 1 ] ^ P10 [ 2 1 ] ^ P11 [ 2 1 ] ;
393 a s s i gn C1421_inst = (P9 [ 2 1 ] & P10 [ 2 1 ] ) | (P10 [ 2 1 ] & P11 [ 2 1 ] ) | (
P9 [ 2 1 ] & P11 [ 2 1 ] ) ;
394 a s s i gn S1422 = P9 [ 2 2 ] ^ P10 [ 2 2 ] ^ P11 [ 2 2 ] ;
395 a s s i gn C1422_inst = (P9 [ 2 2 ] & P10 [ 2 2 ] ) | (P10 [ 2 2 ] & P11 [ 2 2 ] ) | (
P9 [ 2 2 ] & P11 [ 2 2 ] ) ;
396 a s s i gn S1423 = P10 [ 2 3 ] ^ P11 [ 2 3 ] ^ P12 [ 2 3 ] ;
397 a s s i gn C1423_inst = (P10 [ 2 3 ] & P11 [ 2 3 ] ) | (P11 [ 2 3 ] & P12 [ 2 3 ] ) | (
P10 [ 2 3 ] & P12 [ 2 3 ] ) ;
398 a s s i gn S1424 = P11 [ 2 4 ] ^ P12 [ 2 4 ] ^ P13 [ 2 4 ] ;
399 a s s i gn C1424_inst = (P11 [ 2 4 ] & P12 [ 2 4 ] ) | (P12 [ 2 4 ] & P13 [ 2 4 ] ) | (
P11 [ 2 4 ] & P13 [ 2 4 ] ) ;
400 a s s i gn S1425 = P12 [ 2 5 ] ^ P13 [ 2 5 ] ^ P14 [ 2 5 ] ;
401 a s s i gn C1425_inst = (P12 [ 2 5 ] & P13 [ 2 5 ] ) | (P13 [ 2 5 ] & P14 [ 2 5 ] ) | (
P12 [ 2 5 ] & P14 [ 2 5 ] ) ;
402 a s s i gn S1426 = P13 [ 2 6 ] ^ P14 [ 2 6 ] ^ P15 [ 2 6 ] ;
403 a s s i gn C1426_inst = (P13 [ 2 6 ] & P14 [ 2 6 ] ) | (P14 [ 2 6 ] & P15 [ 2 6 ] ) | (
P13 [ 2 6 ] & P15 [ 2 6 ] ) ;
404 a s s i gn S1427 = P14 [ 2 7 ] ^ P15 [ 2 7 ] ^ P16 [ 2 7 ] ;
405 a s s i gn C1427_inst = (P14 [ 2 7 ] & P15 [ 2 7 ] ) | (P15 [ 2 7 ] & P16 [ 2 7 ] ) | (
P14 [ 2 7 ] & P16 [ 2 7 ] ) ;
406 a s s i gn S1428 = P15 [ 2 8 ] ^ P16 [ 2 8 ] ^ P17 [ 2 8 ] ;
407 a s s i gn C1428_inst = (P15 [ 2 8 ] & P16 [ 2 8 ] ) | (P16 [ 2 8 ] & P17 [ 2 8 ] ) | (
P15 [ 2 8 ] & P17 [ 2 8 ] ) ;
408 a s s i gn S1429 = P16 [ 2 9 ] ^ P17 [ 2 9 ] ^ P18 [ 2 9 ] ;
409 a s s i gn C1429_inst = (P16 [ 2 9 ] & P17 [ 2 9 ] ) | (P17 [ 2 9 ] & P18 [ 2 9 ] ) | (
P16 [ 2 9 ] & P18 [ 2 9 ] ) ;
410 a s s i gn S1430 = P17 [ 3 0 ] ^ P18 [ 3 0 ] ^ P19 [ 3 0 ] ;
411 a s s i gn C1430_inst = (P17 [ 3 0 ] & P18 [ 3 0 ] ) | (P18 [ 3 0 ] & P19 [ 3 0 ] ) | (
P17 [ 3 0 ] & P19 [ 3 0 ] ) ;
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412 a s s i gn S1431 = P18 [ 3 1 ] ^ P19 [ 3 1 ] ^ P20 [ 3 1 ] ;
413 a s s i gn C1431_inst = (P18 [ 3 1 ] & P19 [ 3 1 ] ) | (P19 [ 3 1 ] & P20 [ 3 1 ] ) | (
P18 [ 3 1 ] & P20 [ 3 1 ] ) ;
414 a s s i gn S1432 = P19 [ 3 2 ] ^ P20 [ 3 2 ] ^ P21 [ 3 2 ] ;
415 a s s i gn C1432_inst = (P19 [ 3 2 ] & P20 [ 3 2 ] ) | (P20 [ 3 2 ] & P21 [ 3 2 ] ) | (
P19 [ 3 2 ] & P21 [ 3 2 ] ) ;
416 a s s i gn S1433 = P20 [ 3 3 ] ^ P21 [ 3 3 ] ^ P22 [ 3 3 ] ;
417 a s s i gn C1433_inst = (P20 [ 3 3 ] & P21 [ 3 3 ] ) | (P21 [ 3 3 ] & P22 [ 3 3 ] ) | (
P20 [ 3 3 ] & P22 [ 3 3 ] ) ;
418 a s s i gn S1434 = P21 [ 3 4 ] ^ P22 [ 3 4 ] ;
419 a s s i gn C1434_inst = P21 [ 3 4 ] & P22 [ 3 4 ] ;
420
421 a s s i gn S1513 = P12 [ 1 3 ] ^ P13 [ 1 3 ] ;
422 a s s i gn C1513_inst = P12 [ 1 3 ] & P13 [ 1 3 ] ;
423 a s s i gn S1514 = P12 [ 1 4 ] ^ P13 [ 1 4 ] ^ P14 [ 1 4 ] ;
424 a s s i gn C1514_inst = (P12 [ 1 4 ] & P13 [ 1 4 ] ) | (P13 [ 1 4 ] & P14 [ 1 4 ] ) | (
P12 [ 1 4 ] & P14 [ 1 4 ] ) ;
425 a s s i gn S1515 = P12 [ 1 5 ] ^ P13 [ 1 5 ] ^ P14 [ 1 5 ] ;
426 a s s i gn C1515_inst = (P12 [ 1 5 ] & P13 [ 1 5 ] ) | (P13 [ 1 5 ] & P14 [ 1 5 ] ) | (
P12 [ 1 5 ] & P14 [ 1 5 ] ) ;
427 a s s i gn S1516 = P12 [ 1 6 ] ^ P13 [ 1 6 ] ^ P14 [ 1 6 ] ;
428 a s s i gn C1516_inst = (P12 [ 1 6 ] & P13 [ 1 6 ] ) | (P13 [ 1 6 ] & P14 [ 1 6 ] ) | (
P12 [ 1 6 ] & P14 [ 1 6 ] ) ;
429 a s s i gn S1517 = P12 [ 1 7 ] ^ P13 [ 1 7 ] ^ P14 [ 1 7 ] ;
430 a s s i gn C1517_inst = (P12 [ 1 7 ] & P13 [ 1 7 ] ) | (P13 [ 1 7 ] & P14 [ 1 7 ] ) | (
P12 [ 1 7 ] & P14 [ 1 7 ] ) ;
431 a s s i gn S1518 = P12 [ 1 8 ] ^ P13 [ 1 8 ] ^ P14 [ 1 8 ] ;
432 a s s i gn C1518_inst = (P12 [ 1 8 ] & P13 [ 1 8 ] ) | (P13 [ 1 8 ] & P14 [ 1 8 ] ) | (
P12 [ 1 8 ] & P14 [ 1 8 ] ) ;
433 a s s i gn S1519 = P12 [ 1 9 ] ^ P13 [ 1 9 ] ^ P14 [ 1 9 ] ;
434 a s s i gn C1519_inst = (P12 [ 1 9 ] & P13 [ 1 9 ] ) | (P13 [ 1 9 ] & P14 [ 1 9 ] ) | (
P12 [ 1 9 ] & P14 [ 1 9 ] ) ;
435 a s s i gn S1520 = P12 [ 2 0 ] ^ P13 [ 2 0 ] ^ P14 [ 2 0 ] ;
436 a s s i gn C1520_inst = (P12 [ 2 0 ] & P13 [ 2 0 ] ) | (P13 [ 2 0 ] & P14 [ 2 0 ] ) | (
P12 [ 2 0 ] & P14 [ 2 0 ] ) ;
437 a s s i gn S1521 = P12 [ 2 1 ] ^ P13 [ 2 1 ] ^ P14 [ 2 1 ] ;
438 a s s i gn C1521_inst = (P12 [ 2 1 ] & P13 [ 2 1 ] ) | (P13 [ 2 1 ] & P14 [ 2 1 ] ) | (
P12 [ 2 1 ] & P14 [ 2 1 ] ) ;
439 a s s i gn S1522 = P12 [ 2 2 ] ^ P13 [ 2 2 ] ^ P14 [ 2 2 ] ;
440 a s s i gn C1522_inst = (P12 [ 2 2 ] & P13 [ 2 2 ] ) | (P13 [ 2 2 ] & P14 [ 2 2 ] ) | (
P12 [ 2 2 ] & P14 [ 2 2 ] ) ;
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441 a s s i gn S1523 = P13 [ 2 3 ] ^ P14 [ 2 3 ] ^ P15 [ 2 3 ] ;
442 a s s i gn C1523_inst = (P13 [ 2 3 ] & P14 [ 2 3 ] ) | (P14 [ 2 3 ] & P15 [ 2 3 ] ) | (
P13 [ 2 3 ] & P15 [ 2 3 ] ) ;
443 a s s i gn S1524 = P14 [ 2 4 ] ^ P15 [ 2 4 ] ^ P16 [ 2 4 ] ;
444 a s s i gn C1524_inst = (P14 [ 2 4 ] & P15 [ 2 4 ] ) | (P15 [ 2 4 ] & P16 [ 2 4 ] ) | (
P14 [ 2 4 ] & P16 [ 2 4 ] ) ;
445 a s s i gn S1525 = P15 [ 2 5 ] ^ P16 [ 2 5 ] ^ P17 [ 2 5 ] ;
446 a s s i gn C1525_inst = (P15 [ 2 5 ] & P16 [ 2 5 ] ) | (P16 [ 2 5 ] & P17 [ 2 5 ] ) | (
P15 [ 2 5 ] & P17 [ 2 5 ] ) ;
447 a s s i gn S1526 = P16 [ 2 6 ] ^ P17 [ 2 6 ] ^ P18 [ 2 6 ] ;
448 a s s i gn C1526_inst = (P16 [ 2 6 ] & P17 [ 2 6 ] ) | (P17 [ 2 6 ] & P18 [ 2 6 ] ) | (
P16 [ 2 6 ] & P18 [ 2 6 ] ) ;
449 a s s i gn S1527 = P17 [ 2 7 ] ^ P18 [ 2 7 ] ^ P19 [ 2 7 ] ;
450 a s s i gn C1527_inst = (P17 [ 2 7 ] & P18 [ 2 7 ] ) | (P18 [ 2 7 ] & P19 [ 2 7 ] ) | (
P17 [ 2 7 ] & P19 [ 2 7 ] ) ;
451 a s s i gn S1528 = P18 [ 2 8 ] ^ P19 [ 2 8 ] ^ P20 [ 2 8 ] ;
452 a s s i gn C1528_inst = (P18 [ 2 8 ] & P19 [ 2 8 ] ) | (P19 [ 2 8 ] & P20 [ 2 8 ] ) | (
P18 [ 2 8 ] & P20 [ 2 8 ] ) ;
453 a s s i gn S1529 = P19 [ 2 9 ] ^ P20 [ 2 9 ] ^ P21 [ 2 9 ] ;
454 a s s i gn C1529_inst = (P19 [ 2 9 ] & P20 [ 2 9 ] ) | (P20 [ 2 9 ] & P21 [ 2 9 ] ) | (
P19 [ 2 9 ] & P21 [ 2 9 ] ) ;
455 a s s i gn S1530 = P20 [ 3 0 ] ^ P21 [ 3 0 ] ^ P22 [ 3 0 ] ;
456 a s s i gn C1530_inst = (P20 [ 3 0 ] & P21 [ 3 0 ] ) | (P21 [ 3 0 ] & P22 [ 3 0 ] ) | (
P20 [ 3 0 ] & P22 [ 3 0 ] ) ;
457 a s s i gn S1531 = P21 [ 3 1 ] ^ P22 [ 3 1 ] ;
458 a s s i gn C1531_inst = P21 [ 3 1 ] & P22 [ 3 1 ] ;
459
460 a s s i gn S1616 = P15 [ 1 6 ] ^ P16 [ 1 6 ] ;
461 a s s i gn C1616_inst = P15 [ 1 6 ] & P16 [ 1 6 ] ;
462 a s s i gn S1617 = P15 [ 1 7 ] ^ P16 [ 1 7 ] ^ P17 [ 1 7 ] ;
463 a s s i gn C1617_inst = (P15 [ 1 7 ] & P16 [ 1 7 ] ) | (P16 [ 1 7 ] & P17 [ 1 7 ] ) | (
P15 [ 1 7 ] & P17 [ 1 7 ] ) ;
464 a s s i gn S1618 = P15 [ 1 8 ] ^ P16 [ 1 8 ] ^ P17 [ 1 8 ] ;
465 a s s i gn C1618_inst = (P15 [ 1 8 ] & P16 [ 1 8 ] ) | (P16 [ 1 8 ] & P17 [ 1 8 ] ) | (
P15 [ 1 8 ] & P17 [ 1 8 ] ) ;
466 a s s i gn S1619 = P15 [ 1 9 ] ^ P16 [ 1 9 ] ^ P17 [ 1 9 ] ;
467 a s s i gn C1619_inst = (P15 [ 1 9 ] & P16 [ 1 9 ] ) | (P16 [ 1 9 ] & P17 [ 1 9 ] ) | (
P15 [ 1 9 ] & P17 [ 1 9 ] ) ;
468 a s s i gn S1620 = P15 [ 2 0 ] ^ P16 [ 2 0 ] ^ P17 [ 2 0 ] ;
469 a s s i gn C1620_inst = (P15 [ 2 0 ] & P16 [ 2 0 ] ) | (P16 [ 2 0 ] & P17 [ 2 0 ] ) | (
P15 [ 2 0 ] & P17 [ 2 0 ] ) ;
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470 a s s i gn S1621 = P15 [ 2 1 ] ^ P16 [ 2 1 ] ^ P17 [ 2 1 ] ;
471 a s s i gn C1621_inst = (P15 [ 2 1 ] & P16 [ 2 1 ] ) | (P16 [ 2 1 ] & P17 [ 2 1 ] ) | (
P15 [ 2 1 ] & P17 [ 2 1 ] ) ;
472 a s s i gn S1622 = P15 [ 2 2 ] ^ P16 [ 2 2 ] ^ P17 [ 2 2 ] ;
473 a s s i gn C1622_inst = (P15 [ 2 2 ] & P16 [ 2 2 ] ) | (P16 [ 2 2 ] & P17 [ 2 2 ] ) | (
P15 [ 2 2 ] & P17 [ 2 2 ] ) ;
474 a s s i gn S1623 = P16 [ 2 3 ] ^ P17 [ 2 3 ] ^ P18 [ 2 3 ] ;
475 a s s i gn C1623_inst = (P16 [ 2 3 ] & P17 [ 2 3 ] ) | (P17 [ 2 3 ] & P18 [ 2 3 ] ) | (
P16 [ 2 3 ] & P18 [ 2 3 ] ) ;
476 a s s i gn S1624 = P17 [ 2 4 ] ^ P18 [ 2 4 ] ^ P19 [ 2 4 ] ;
477 a s s i gn C1624_inst = (P17 [ 2 4 ] & P18 [ 2 4 ] ) | (P18 [ 2 4 ] & P19 [ 2 4 ] ) | (
P17 [ 2 4 ] & P19 [ 2 4 ] ) ;
478 a s s i gn S1625 = P18 [ 2 5 ] ^ P19 [ 2 5 ] ^ P20 [ 2 5 ] ;
479 a s s i gn C1625_inst = (P18 [ 2 5 ] & P19 [ 2 5 ] ) | (P19 [ 2 5 ] & P20 [ 2 5 ] ) | (
P18 [ 2 5 ] & P20 [ 2 5 ] ) ;
480 a s s i gn S1626 = P19 [ 2 6 ] ^ P20 [ 2 6 ] ^ P21 [ 2 6 ] ;
481 a s s i gn C1626_inst = (P19 [ 2 6 ] & P20 [ 2 6 ] ) | (P20 [ 2 6 ] & P21 [ 2 6 ] ) | (
P19 [ 2 6 ] & P21 [ 2 6 ] ) ;
482 a s s i gn S1627 = P20 [ 2 7 ] ^ P21 [ 2 7 ] ^ P22 [ 2 7 ] ;
483 a s s i gn C1627_inst = (P20 [ 2 7 ] & P21 [ 2 7 ] ) | (P21 [ 2 7 ] & P22 [ 2 7 ] ) | (
P20 [ 2 7 ] & P22 [ 2 7 ] ) ;
484 a s s i gn S1628 = P21 [ 2 8 ] ^ P22 [ 2 8 ] ;
485 a s s i gn C1628_inst = P21 [ 2 8 ] & P22 [ 2 8 ] ;
486
487 a s s i gn S1719 = P18 [ 1 9 ] ^ P19 [ 1 9 ] ;
488 a s s i gn C1719_inst = P18 [ 1 9 ] & P19 [ 1 9 ] ;
489 a s s i gn S1720 = P18 [ 2 0 ] ^ P19 [ 2 0 ] ^ P20 [ 2 0 ] ;
490 a s s i gn C1720_inst = (P18 [ 2 0 ] & P19 [ 2 0 ] ) | (P19 [ 2 0 ] & P20 [ 2 0 ] ) | (
P18 [ 2 0 ] & P20 [ 2 0 ] ) ;
491 a s s i gn S1721 = P18 [ 2 1 ] ^ P19 [ 2 1 ] ^ P20 [ 2 1 ] ;
492 a s s i gn C1721_inst = (P18 [ 2 1 ] & P19 [ 2 1 ] ) | (P19 [ 2 1 ] & P20 [ 2 1 ] ) | (
P18 [ 2 1 ] & P20 [ 2 1 ] ) ;
493 a s s i gn S1722 = P18 [ 2 2 ] ^ P19 [ 2 2 ] ^ P20 [ 2 2 ] ;
494 a s s i gn C1722_inst = (P18 [ 2 2 ] & P19 [ 2 2 ] ) | (P19 [ 2 2 ] & P20 [ 2 2 ] ) | (
P18 [ 2 2 ] & P20 [ 2 2 ] ) ;
495 a s s i gn S1723 = P19 [ 2 3 ] ^ P20 [ 2 3 ] ^ P21 [ 2 3 ] ;
496 a s s i gn C1723_inst = (P19 [ 2 3 ] & P20 [ 2 3 ] ) | (P20 [ 2 3 ] & P21 [ 2 3 ] ) | (
P19 [ 2 3 ] & P21 [ 2 3 ] ) ;
497 a s s i gn S1724 = P20 [ 2 4 ] ^ P21 [ 2 4 ] ^ P22 [ 2 4 ] ;
498 a s s i gn C1724_inst = (P20 [ 2 4 ] & P21 [ 2 4 ] ) | (P21 [ 2 4 ] & P22 [ 2 4 ] ) | (
P20 [ 2 4 ] & P22 [ 2 4 ] ) ;
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499 a s s i gn S1725 = P21 [ 2 5 ] ^ P22 [ 2 5 ] ;
500 a s s i gn C1725_inst = P21 [ 2 5 ] & P22 [ 2 5 ] ;
501
502 a s s i gn S1822 = P21 [ 2 2 ] ^ P22 [ 2 2 ] ;
503 a s s i gn C1822_inst = P21 [ 2 2 ] & P22 [ 2 2 ] ;
504
505 // Second Stage
506
507 a s s i gn S22 = S12 ^ C11 ;
508 a s s i gn C22 = S12 & C11 ;
509 a s s i gn S23 = S13 ^ C12 ^ P3 [ 3 ] ;
510 a s s i gn C23 = ( S13 & C12) | (C12 & P3 [ 3 ] ) | ( S13 & P3 [ 3 ] ) ;
511 a s s i gn S24 = S114 ^ C13 ^ S124 ;
512 a s s i gn C24 = ( S114 & C13) | (C13 & S124 ) | ( S114 & S124 ) ;
513 a s s i gn S25 = S115 ^ C114 ^ C124 ;
514 a s s i gn C25 = ( S115 & C114 ) | (C114 & C124 ) | ( S115 & C124 ) ;
515 a s s i gn S216 = S116 ^ C115 ^ C125 ;
516 a s s i gn C216 = ( S116 & C115 ) | (C115 & C125 ) | ( S116 & C125 ) ;
517 a s s i gn S217 = S117 ^ C116 ^ C126 ;
518 a s s i gn C217 = ( S117 & C116 ) | (C116 & C126 ) | ( S117 & C126 ) ;
519 a s s i gn S218 = S118 ^ C117 ^ C127 ;
520 a s s i gn C218 = ( S118 & C117 ) | (C117 & C127 ) | ( S118 & C127 ) ;
521 a s s i gn S219 = S119 ^ C118 ^ C128 ;
522 a s s i gn C219 = ( S119 & C118 ) | (C118 & C128 ) | ( S119 & C128 ) ;
523 a s s i gn S2110 = S1110 ^ C119 ^ C129 ;
524 a s s i gn C2110_inst = ( S1110 & C119 ) | (C119 & C129 ) | ( S1110 &
C129 ) ;
525 a s s i gn S2111 = S1111 ^ C1110_inst ^ C1210_inst ;
526 a s s i gn C2111_inst = ( S1111 & C1110_inst ) | ( C1110_inst &
C1210_inst ) | ( S1111 & C1210_inst ) ;
527 a s s i gn S2112 = S1112 ^ C1111_inst ^ C1211_inst ;
528 a s s i gn C2112_inst = ( S1112 & C1111_inst ) | ( C1111_inst &
C1211_inst ) | ( S1112 & C1211_inst ) ;
529 a s s i gn S2113 = S1113 ^ C1112_inst ^ C1212_inst ;
530 a s s i gn C2113_inst = ( S1113 & C1112_inst ) | ( C1112_inst &
C1212_inst ) | ( S1113 & C1212_inst ) ;
531 a s s i gn S2114 = S1114 ^ C1113_inst ^ C1213_inst ;
532 a s s i gn C2114_inst = ( S1114 & C1113_inst ) | ( C1113_inst &
C1213_inst ) | ( S1114 & C1213_inst ) ;
533 a s s i gn S2115 = S1115 ^ C1114_inst ^ C1214_inst ;
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534 a s s i gn C2115_inst = ( S1115 & C1114_inst ) | ( C1114_inst &
C1214_inst ) | ( S1115 & C1214_inst ) ;
535 a s s i gn S2116 = S1116 ^ C1115_inst ^ C1215_inst ;
536 a s s i gn C2116_inst = ( S1116 & C1115_inst ) | ( C1115_inst &
C1215_inst ) | ( S1116 & C1215_inst ) ;
537 a s s i gn S2117 = S1117 ^ C1116_inst ^ C1216_inst ;
538 a s s i gn C2117_inst = ( S1117 & C1116_inst ) | ( C1116_inst &
C1216_inst ) | ( S1117 & C1216_inst ) ;
539 a s s i gn S2118 = S1118 ^ C1117_inst ^ C1217_inst ;
540 a s s i gn C2118_inst = ( S1118 & C1117_inst ) | ( C1117_inst &
C1217_inst ) | ( S1118 & C1217_inst ) ;
541 a s s i gn S2119 = S1119 ^ C1118_inst ^ C1218_inst ;
542 a s s i gn C2119_inst = ( S1119 & C1118_inst ) | ( C1118_inst &
C1218_inst ) | ( S1119 & C1218_inst ) ;
543 a s s i gn S2120 = S1120 ^ C1119_inst ^ C1219_inst ;
544 a s s i gn C2120_inst = ( S1120 & C1119_inst ) | ( C1119_inst &
C1219_inst ) | ( S1120 & C1219_inst ) ;
545 a s s i gn S2121 = S1121 ^ C1120_inst ^ C1220_inst ;
546 a s s i gn C2121_inst = ( S1121 & C1120_inst ) | ( C1120_inst &
C1220_inst ) | ( S1121 & C1220_inst ) ;
547 a s s i gn S2122 = S1122 ^ C1121_inst ^ C1221_inst ;
548 a s s i gn C2122_inst = ( S1122 & C1121_inst ) | ( C1121_inst &
C1221_inst ) | ( S1122 & C1221_inst ) ;
549 a s s i gn S2123 = S1123 ^ C1122_inst ^ C1222_inst ;
550 a s s i gn C2123_inst = ( S1123 & C1122_inst ) | ( C1122_inst &
C1222_inst ) | ( S1123 & C1222_inst ) ;
551 a s s i gn S2124 = S1124 ^ C1123_inst ^ C1223_inst ;
552 a s s i gn C2124_inst = ( S1124 & C1123_inst ) | ( C1123_inst &
C1223_inst ) | ( S1124 & C1223_inst ) ;
553 a s s i gn S2125 = S1125 ^ C1124_inst ^ C1224_inst ;
554 a s s i gn C2125_inst = ( S1125 & C1124_inst ) | ( C1124_inst &
C1224_inst ) | ( S1125 & C1224_inst ) ;
555 a s s i gn S2126 = S1126 ^ C1125_inst ^ C1225_inst ;
556 a s s i gn C2126_inst = ( S1126 & C1125_inst ) | ( C1125_inst &
C1225_inst ) | ( S1126 & C1225_inst ) ;
557 a s s i gn S2127 = S1127 ^ C1126_inst ^ C1226_inst ;
558 a s s i gn C2127_inst = ( S1127 & C1126_inst ) | ( C1126_inst &
C1226_inst ) | ( S1127 & C1226_inst ) ;
559 a s s i gn S2128 = S1128 ^ C1127_inst ^ C1227_inst ;
560 a s s i gn C2128_inst = ( S1128 & C1127_inst ) | ( C1127_inst &
C1227_inst ) | ( S1128 & C1227_inst ) ;
I.3 Wallace Tree Multiplier I-63
561 a s s i gn S2129 = S1129 ^ C1128_inst ^ C1228_inst ;
562 a s s i gn C2129_inst = ( S1129 & C1128_inst ) | ( C1128_inst &
C1228_inst ) | ( S1129 & C1228_inst ) ;
563 a s s i gn S2130 = S1130 ^ C1129_inst ^ C1229_inst ;
564 a s s i gn C2130_inst = ( S1130 & C1129_inst ) | ( C1129_inst &
C1229_inst ) | ( S1130 & C1229_inst ) ;
565 a s s i gn S2131 = S1131 ^ C1130_inst ^ C1230_inst ;
566 a s s i gn C2131_inst = ( S1131 & C1130_inst ) | ( C1130_inst &
C1230_inst ) | ( S1131 & C1230_inst ) ;
567 a s s i gn S2132 = S1132 ^ C1131_inst ^ C1231_inst ;
568 a s s i gn C2132_inst = ( S1132 & C1131_inst ) | ( C1131_inst &
C1231_inst ) | ( S1132 & C1231_inst ) ;
569 a s s i gn S2133 = S1133 ^ C1132_inst ^ C1232_inst ;
570 a s s i gn C2133_inst = ( S1133 & C1132_inst ) | ( C1132_inst &
C1232_inst ) | ( S1133 & C1232_inst ) ;
571 a s s i gn S2134 = S1134 ^ C1133_inst ^ C1233_inst ;
572 a s s i gn C2134_inst = ( S1134 & C1133_inst ) | ( C1133_inst &
C1233_inst ) | ( S1134 & C1233_inst ) ;
573 a s s i gn S2135 = S1135 ^ C1134_inst ^ C1234_inst ;
574 a s s i gn C2135_inst = ( S1135 & C1134_inst ) | ( C1134_inst &
C1234_inst ) | ( S1135 & C1234_inst ) ;
575 a s s i gn S2136 = S1136 ^ C1135_inst ^ C1235_inst ;
576 a s s i gn C2136_inst = ( S1136 & C1135_inst ) | ( C1135_inst &
C1235_inst ) | ( S1136 & C1235_inst ) ;
577 a s s i gn S2137 = S1137 ^ C1136_inst ^ C1236_inst ;
578 a s s i gn C2137_inst = ( S1137 & C1136_inst ) | ( C1136_inst &
C1236_inst ) | ( S1137 & C1236_inst ) ;
579 a s s i gn S2138 = S1138 ^ C1137_inst ^ C1237_inst ;
580 a s s i gn C2138_inst = ( S1138 & C1137_inst ) | ( C1137_inst &
C1237_inst ) | ( S1138 & C1237_inst ) ;
581 a s s i gn S2139 = S1139 ^ C1138_inst ^ C1238_inst ;
582 a s s i gn C2139_inst = ( S1139 & C1138_inst ) | ( C1138_inst &
C1238_inst ) | ( S1139 & C1238_inst ) ;
583 a s s i gn S2140 = S1140 ^ C1139_inst ^ C1239_inst ;
584 a s s i gn C2140_inst = ( S1140 & C1139_inst ) | ( C1139_inst &
C1239_inst ) | ( S1140 & C1239_inst ) ;
585 a s s i gn S2141 = S1141 ^ C1140_inst ^ C1240_inst ;
586 a s s i gn C2141_inst = ( S1141 & C1140_inst ) | ( C1140_inst &
C1240_inst ) | ( S1141 & C1240_inst ) ;
587
588 a s s i gn S226 = S126 ^ P6 [ 6 ] ;
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589 a s s i gn C226 = S126 & P6 [ 6 ] ;
590 a s s i gn S227 = S127 ^ S137 ;
591 a s s i gn C227 = S127 & S137 ;
592 a s s i gn S228 = C137 ^ S128 ^ S138 ;
593 a s s i gn C228 = (C137 & S128 ) | ( S128 & S138 ) | (C137 & S138 ) ;
594 a s s i gn S229 = C138 ^ S129 ^ S139 ;
595 a s s i gn C229 = (C138 & S129 ) | ( S129 & S139 ) | (C138 & S139 ) ;
596 a s s i gn S2210 = C139 ^ S1210 ^ S1310 ;
597 a s s i gn C2210_inst = (C139 & S1210 ) | ( S1210 & S1310 ) | (C139 &
S1310 ) ;
598 a s s i gn S2211 = C1310_inst ^ C1410_inst ^ S1211 ;
599 a s s i gn C2211_inst = ( C1310_inst & C1410_inst ) | ( C1410_inst &
S1211 ) | ( C1310_inst & S1211 ) ;
600 a s s i gn S2212 = C1311_inst ^ C1411_inst ^ S1212 ;
601 a s s i gn C2212_inst = ( C1311_inst & C1411_inst ) | ( C1411_inst &
S1212 ) | ( C1311_inst & S1212 ) ;
602 a s s i gn S2213 = C1312_inst ^ C1412_inst ^ S1213 ;
603 a s s i gn C2213_inst = ( C1312_inst & C1412_inst ) | ( C1412_inst &
S1213 ) | ( C1312_inst & S1213 ) ;
604 a s s i gn S2214 = C1313_inst ^ C1413_inst ^ C1513_inst ;
605 a s s i gn C2214_inst = ( C1313_inst & C1413_inst ) | ( C1413_inst &
C1513_inst ) | ( C1313_inst & C1513_inst ) ;
606 a s s i gn S2215 = C1314_inst ^ C1414_inst ^ C1514_inst ;
607 a s s i gn C2215_inst = ( C1314_inst & C1414_inst ) | ( C1414_inst &
C1514_inst ) | ( C1314_inst & C1514_inst ) ;
608 a s s i gn S2216 = C1315_inst ^ C1415_inst ^ C1515_inst ;
609 a s s i gn C2216_inst = ( C1315_inst & C1415_inst ) | ( C1415_inst &
C1515_inst ) | ( C1315_inst & C1515_inst ) ;
610 a s s i gn S2217 = C1316_inst ^ C1416_inst ^ C1516_inst ;
611 a s s i gn C2217_inst = ( C1316_inst & C1416_inst ) | ( C1416_inst &
C1516_inst ) | ( C1316_inst & C1516_inst ) ;
612 a s s i gn S2218 = C1317_inst ^ C1417_inst ^ C1517_inst ;
613 a s s i gn C2218_inst = ( C1317_inst & C1417_inst ) | ( C1417_inst &
C1517_inst ) | ( C1317_inst & C1517_inst ) ;
614 a s s i gn S2219 = C1318_inst ^ C1418_inst ^ C1518_inst ;
615 a s s i gn C2219_inst = ( C1318_inst & C1418_inst ) | ( C1418_inst &
C1518_inst ) | ( C1318_inst & C1518_inst ) ;
616 a s s i gn S2220 = C1319_inst ^ C1419_inst ^ C1519_inst ;
617 a s s i gn C2220_inst = ( C1319_inst & C1419_inst ) | ( C1419_inst &
C1519_inst ) | ( C1319_inst & C1519_inst ) ;
618 a s s i gn S2221 = C1320_inst ^ C1420_inst ^ C1520_inst ;
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619 a s s i gn C2221_inst = ( C1320_inst & C1420_inst ) | ( C1420_inst &
C1520_inst ) | ( C1320_inst & C1520_inst ) ;
620 a s s i gn S2222 = C1321_inst ^ C1421_inst ^ C1521_inst ;
621 a s s i gn C2222_inst = ( C1321_inst & C1421_inst ) | ( C1421_inst &
C1521_inst ) | ( C1321_inst & C1521_inst ) ;
622 a s s i gn S2223 = C1322_inst ^ C1422_inst ^ C1522_inst ;
623 a s s i gn C2223_inst = ( C1322_inst & C1422_inst ) | ( C1422_inst &
C1522_inst ) | ( C1322_inst & C1522_inst ) ;
624 a s s i gn S2224 = C1323_inst ^ C1423_inst ^ C1523_inst ;
625 a s s i gn C2224_inst = ( C1323_inst & C1423_inst ) | ( C1423_inst &
C1523_inst ) | ( C1323_inst & C1523_inst ) ;
626 a s s i gn S2225 = C1324_inst ^ C1424_inst ^ C1524_inst ;
627 a s s i gn C2225_inst = ( C1324_inst & C1424_inst ) | ( C1424_inst &
C1524_inst ) | ( C1324_inst & C1524_inst ) ;
628 a s s i gn S2226 = C1325_inst ^ C1425_inst ^ C1525_inst ;
629 a s s i gn C2226_inst = ( C1325_inst & C1425_inst ) | ( C1425_inst &
C1525_inst ) | ( C1325_inst & C1525_inst ) ;
630 a s s i gn S2227 = C1326_inst ^ C1426_inst ^ C1526_inst ;
631 a s s i gn C2227_inst = ( C1326_inst & C1426_inst ) | ( C1426_inst &
C1526_inst ) | ( C1326_inst & C1526_inst ) ;
632 a s s i gn S2228 = C1327_inst ^ C1427_inst ^ C1527_inst ;
633 a s s i gn C2228_inst = ( C1327_inst & C1427_inst ) | ( C1427_inst &
C1527_inst ) | ( C1327_inst & C1527_inst ) ;
634 a s s i gn S2229 = C1328_inst ^ C1428_inst ^ C1528_inst ;
635 a s s i gn C2229_inst = ( C1328_inst & C1428_inst ) | ( C1428_inst &
C1528_inst ) | ( C1328_inst & C1528_inst ) ;
636 a s s i gn S2230 = C1329_inst ^ C1429_inst ^ C1529_inst ;
637 a s s i gn C2230_inst = ( C1329_inst & C1429_inst ) | ( C1429_inst &
C1529_inst ) | ( C1329_inst & C1529_inst ) ;
638 a s s i gn S2231 = C1330_inst ^ C1430_inst ^ C1530_inst ;
639 a s s i gn C2231_inst = ( C1330_inst & C1430_inst ) | ( C1430_inst &
C1530_inst ) | ( C1330_inst & C1530_inst ) ;
640 a s s i gn S2232 = C1331_inst ^ C1431_inst ^ C1531_inst ;
641 a s s i gn C2232_inst = ( C1331_inst & C1431_inst ) | ( C1431_inst &
C1531_inst ) | ( C1331_inst & C1531_inst ) ;
642 a s s i gn S2233 = C1332_inst ^ C1432_inst ^ S1233 ;
643 a s s i gn C2233_inst = ( C1332_inst & C1432_inst ) | ( C1432_inst &
S1233 ) | ( C1332_inst & S1233 ) ;
644 a s s i gn S2234 = C1333_inst ^ C1433_inst ^ S1234 ;
645 a s s i gn C2234_inst = ( C1333_inst & C1433_inst ) | ( C1433_inst &
S1234 ) | ( C1333_inst & S1234 ) ;
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646 a s s i gn S2235 = C1334_inst ^ C1434_inst ^ S1235 ;
647 a s s i gn C2235_inst = ( C1334_inst & C1434_inst ) | ( C1434_inst &
S1235 ) | ( C1334_inst & S1235 ) ;
648 a s s i gn S2236 = C1335_inst ^ S1236 ^ S1336 ;
649 a s s i gn C2236_inst = ( C1335_inst & S1236 ) | ( S1236 & S1336 ) | (
C1335_inst & S1336 ) ;
650 a s s i gn S2237 = C1336_inst ^ S1237 ^ S1337 ;
651 a s s i gn C2237_inst = ( C1336_inst & S1237 ) | ( S1237 & S1337 ) | (
C1336_inst & S1337 ) ;
652 a s s i gn S2238 = C1337_inst ^ S1238 ^ P22 [ 3 8 ] ;
653 a s s i gn C2238_inst = ( C1337_inst & S1238 ) | ( S1238 & P22 [ 3 8 ] ) | (
C1337_inst & P22 [ 3 8 ] ) ;
654
655 a s s i gn S2311 = S1311 ^ S1411 ;
656 a s s i gn C2311_inst = S1311 & S1411 ;
657 a s s i gn S2312 = S1312 ^ S1412 ^ P12 [ 1 2 ] ;
658 a s s i gn C2312_inst = ( S1312 & S1412 ) | ( S1412 & P12 [ 1 2 ] ) | ( S1312
& P12 [ 1 2 ] ) ;
659 a s s i gn S2313 = S1313 ^ S1413 ^ S1513 ;
660 a s s i gn C2313_inst = ( S1313 & S1413 ) | ( S1413 & S1513 ) | ( S1313 &
S1513 ) ;
661 a s s i gn S2314 = S1214 ^ S1314 ^ S1414 ;
662 a s s i gn C2314_inst = ( S1214 & S1314 ) | ( S1314 & S1414 ) | ( S1214 &
S1414 ) ;
663 a s s i gn S2315 = S1215 ^ S1315 ^ S1415 ;
664 a s s i gn C2315_inst = ( S1215 & S1315 ) | ( S1315 & S1415 ) | ( S1215 &
S1415 ) ;
665 a s s i gn S2316 = S1216 ^ S1316 ^ S1416 ;
666 a s s i gn C2316_inst = ( S1216 & S1316 ) | ( S1316 & S1416 ) | ( S1216 &
S1416 ) ;
667 a s s i gn S2317 = C1616_inst ^ S1217 ^ S1317 ;
668 a s s i gn C2317_inst = ( C1616_inst & S1217 ) | ( S1217 & S1317 ) | (
C1616_inst & S1317 ) ;
669 a s s i gn S2318 = C1617_inst ^ S1218 ^ S1318 ;
670 a s s i gn C2318_inst = ( C1617_inst & S1218 ) | ( S1218 & S1318 ) | (
C1617_inst & S1318 ) ;
671 a s s i gn S2319 = C1618_inst ^ S1219 ^ S1319 ;
672 a s s i gn C2319_inst = ( C1618_inst & S1219 ) | ( S1219 & S1319 ) | (
C1618_inst & S1319 ) ;
673 a s s i gn S2320 = C1619_inst ^ C1719_inst ^ S1220 ;
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674 a s s i gn C2320_inst = ( C1619_inst & C1719_inst ) | ( C1719_inst &
S1220 ) | ( C1619_inst & S1220 ) ;
675 a s s i gn S2321 = C1620_inst ^ C1720_inst ^ S1221 ;
676 a s s i gn C2321_inst = ( C1620_inst & C1720_inst ) | ( C1720_inst &
S1221 ) | ( C1620_inst & S1221 ) ;
677 a s s i gn S2322 = C1621_inst ^ C1721_inst ^ S1222 ;
678 a s s i gn C2322_inst = ( C1621_inst & C1721_inst ) | ( C1721_inst &
S1222 ) | ( C1621_inst & S1222 ) ;
679 a s s i gn S2323 = C1622_inst ^ C1722_inst ^ C1822_inst ;
680 a s s i gn C2323_inst = ( C1622_inst & C1722_inst ) | ( C1722_inst &
C1822_inst ) | ( C1622_inst & C1822_inst ) ;
681 a s s i gn S2324 = C1623_inst ^ C1723_inst ^ S1224 ;
682 a s s i gn C2324_inst = ( C1623_inst & C1723_inst ) | ( C1723_inst &
S1224 ) | ( C1623_inst & S1224 ) ;
683 a s s i gn S2325 = C1624_inst ^ C1724_inst ^ S1225 ;
684 a s s i gn C2325_inst = ( C1624_inst & C1724_inst ) | ( C1724_inst &
S1225 ) | ( C1624_inst & S1225 ) ;
685 a s s i gn S2326 = C1625_inst ^ C1725_inst ^ S1226 ;
686 a s s i gn C2326_inst = ( C1625_inst & C1725_inst ) | ( C1725_inst &
S1226 ) | ( C1625_inst & S1226 ) ;
687 a s s i gn S2327 = C1626_inst ^ S1227 ^ S1327 ;
688 a s s i gn C2327_inst = ( C1626_inst & S1227 ) | ( S1227 & S1327 ) | (
C1626_inst & S1327 ) ;
689 a s s i gn S2328 = C1627_inst ^ S1228 ^ S1328 ;
690 a s s i gn C2328_inst = ( C1627_inst & S1228 ) | ( S1228 & S1328 ) | (
C1627_inst & S1328 ) ;
691 a s s i gn S2329 = C1628_inst ^ S1229 ^ S1329 ;
692 a s s i gn C2329_inst = ( C1628_inst & S1229 ) | ( S1229 & S1329 ) | (
C1628_inst & S1329 ) ;
693 a s s i gn S2330 = S1230 ^ S1330 ^ S1430 ;
694 a s s i gn C2330_inst = ( S1230 & S1330 ) | ( S1330 & S1430 ) | ( S1230 &
S1430 ) ;
695 a s s i gn S2331 = S1231 ^ S1331 ^ S1431 ;
696 a s s i gn C2331_inst = ( S1231 & S1331 ) | ( S1331 & S1431 ) | ( S1231 &
S1431 ) ;
697 a s s i gn S2332 = S1232 ^ S1332 ^ S1432 ;
698 a s s i gn C2332_inst = ( S1232 & S1332 ) | ( S1332 & S1432 ) | ( S1232 &
S1432 ) ;
699 a s s i gn S2333 = S1333 ^ S1433 ;
700 a s s i gn C2333_inst = S1333 & S1433 ;
701 a s s i gn S2334 = S1334 ^ S1434 ;
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702 a s s i gn C2334_inst = S1334 & S1434 ;
703 a s s i gn S2335 = S1335 ^ P22 [ 3 5 ] ;
704 a s s i gn C2335_inst = S1335 & P22 [ 3 5 ] ;
705
706 a s s i gn S2415 = S1515 ^ P15 [ 1 5 ] ;
707 a s s i gn C2415_inst = S1515 & P15 [ 1 5 ] ;
708 a s s i gn S2416 = S1516 ^ S1616 ;
709 a s s i gn C2416_inst = S1516 & S1616 ;
710 a s s i gn S2417 = S1417 ^ S1517 ^ S1617 ;
711 a s s i gn C2417_inst = ( S1417 & S1517 ) | ( S1517 & S1617 ) | ( S1417 &
S1617 ) ;
712 a s s i gn S2418 = S1418 ^ S1518 ^ S1618 ;
713 a s s i gn C2418_inst = ( S1418 & S1518 ) | ( S1518 & S1618 ) | ( S1418 &
S1618 ) ;
714 a s s i gn S2419 = S1419 ^ S1519 ^ S1619 ;
715 a s s i gn C2419_inst = ( S1419 & S1519 ) | ( S1519 & S1619 ) | ( S1419 &
S1619 ) ;
716 a s s i gn S2420 = S1320 ^ S1420 ^ S1520 ;
717 a s s i gn C2420_inst = ( S1320 & S1420 ) | ( S1420 & S1520 ) | ( S1320 &
S1520 ) ;
718 a s s i gn S2421 = S1321 ^ S1421 ^ S1521 ;
719 a s s i gn C2421_inst = ( S1321 & S1421 ) | ( S1421 & S1521 ) | ( S1321 &
S1521 ) ;
720 a s s i gn S2422 = S1322 ^ S1422 ^ S1522 ;
721 a s s i gn C2422_inst = ( S1322 & S1422 ) | ( S1422 & S1522 ) | ( S1322 &
S1522 ) ;
722 a s s i gn S2423 = S1223 ^ S1323 ^ S1423 ;
723 a s s i gn C2423_inst = ( S1223 & S1323 ) | ( S1323 & S1423 ) | ( S1223 &
S1423 ) ;
724 a s s i gn S2424 = S1324 ^ S1424 ^ S1524 ;
725 a s s i gn C2424_inst = ( S1324 & S1424 ) | ( S1424 & S1524 ) | ( S1324 &
S1524 ) ;
726 a s s i gn S2425 = S1325 ^ S1425 ^ S1525 ;
727 a s s i gn C2425_inst = ( S1325 & S1425 ) | ( S1425 & S1525 ) | ( S1325 &
S1525 ) ;
728 a s s i gn S2426 = S1326 ^ S1426 ^ S1526 ;
729 a s s i gn C2426_inst = ( S1326 & S1426 ) | ( S1426 & S1526 ) | ( S1326 &
S1526 ) ;
730 a s s i gn S2427 = S1427 ^ S1527 ^ S1627 ;
731 a s s i gn C2427_inst = ( S1427 & S1527 ) | ( S1527 & S1627 ) | ( S1427 &
S1627 ) ;
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732 a s s i gn S2428 = S1428 ^ S1528 ^ S1628 ;
733 a s s i gn C2428_inst = ( S1428 & S1528 ) | ( S1528 & S1628 ) | ( S1428 &
S1628 ) ;
734 a s s i gn S2429 = S1429 ^ S1529 ^ P22 [ 2 9 ] ;
735 a s s i gn C2429_inst = ( S1429 & S1529 ) | ( S1529 & P22 [ 2 9 ] ) | ( S1429
& P22 [ 2 9 ] ) ;
736
737 a s s i gn S2520 = S1620 ^ S1720 ;
738 a s s i gn C2520_inst = S1620 & S1720 ;
739 a s s i gn S2521 = S1621 ^ S1721 ^ P21 [ 2 1 ] ;
740 a s s i gn C2521_inst = ( S1621 & S1721 ) | ( S1721 & P21 [ 2 1 ] ) | ( S1621
& P21 [ 2 1 ] ) ;
741 a s s i gn S2522 = S1622 ^ S1722 ^ S1822 ;
742 a s s i gn C2522_inst = ( S1622 & S1722 ) | ( S1722 & S1822 ) | ( S1622 &
S1822 ) ;
743 a s s i gn S2523 = S1523 ^ S1623 ^ S1723 ;
744 a s s i gn C2523_inst = ( S1523 & S1623 ) | ( S1623 & S1723 ) | ( S1523 &
S1723 ) ;
745 a s s i gn S2524 = S1624 ^ S1724 ;
746 a s s i gn C2524_inst = S1624 & S1724 ;
747 a s s i gn S2525 = S1625 ^ S1725 ;
748 a s s i gn C2525_inst = S1625 & S1725 ;
749 a s s i gn S2526 = S1626 ^ P22 [ 2 6 ] ;
750 a s s i gn C2526_inst = S1626 & P22 [ 2 6 ] ;
751
752 // Third Stage_inst
753
754 a s s i gn S33 = S23 ^ C22 ;
755 a s s i gn C33 = S23 & C22 ;
756 a s s i gn S35 = S25 ^ S125 ^ C24 ;
757 a s s i gn C35 = ( S25 & S125 ) | ( S125 & C24) | ( S25 & C24) ;
758 a s s i gn S36 = S216 ^ S226 ^ C25 ;
759 a s s i gn C36 = ( S216 & S226 ) | ( S226 & C25) | ( S216 & C25) ;
760 a s s i gn S37 = S217 ^ S227 ^ C216 ;
761 a s s i gn C37 = ( S217 & S227 ) | ( S227 & C216 ) | ( S217 & C216 ) ;
762 a s s i gn S38 = S218 ^ S228 ^ C217 ;
763 a s s i gn C38 = ( S218 & S228 ) | ( S228 & C217 ) | ( S218 & C217 ) ;
764 a s s i gn S319 = S219 ^ S229 ^ C218 ;
765 a s s i gn C319 = ( S219 & S229 ) | ( S229 & C218 ) | ( S219 & C218 ) ;
766 a s s i gn S3110 = S2110 ^ S2210 ^ C219 ;
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767 a s s i gn C3110_inst = ( S2110 & S2210 ) | ( S2210 & C219 ) | ( S2110 &
C219 ) ;
768 a s s i gn S3111 = S2111 ^ S2211 ^ S2311 ;
769 a s s i gn C3111_inst = ( S2111 & S2211 ) | ( S2211 & S2311 ) | ( S2111 &
S2311 ) ;
770 a s s i gn S3112 = S2112 ^ S2212 ^ S2312 ;
771 a s s i gn C3112_inst = ( S2112 & S2212 ) | ( S2212 & S2312 ) | ( S2112 &
S2312 ) ;
772 a s s i gn S3113 = S2113 ^ S2213 ^ S2313 ;
773 a s s i gn C3113_inst = ( S2113 & S2213 ) | ( S2213 & S2313 ) | ( S2113 &
S2313 ) ;
774 a s s i gn S3114 = S2114 ^ S2214 ^ S2314 ;
775 a s s i gn C3114_inst = ( S2114 & S2214 ) | ( S2214 & S2314 ) | ( S2114 &
S2314 ) ;
776 a s s i gn S3115 = S2115 ^ S2215 ^ S2315 ;
777 a s s i gn C3115_inst = ( S2115 & S2215 ) | ( S2215 & S2315 ) | ( S2115 &
S2315 ) ;
778 a s s i gn S3116 = S2116 ^ S2216 ^ S2316 ;
779 a s s i gn C3116_inst = ( S2116 & S2216 ) | ( S2216 & S2316 ) | ( S2116 &
S2316 ) ;
780 a s s i gn S3117 = S2117 ^ S2217 ^ S2317 ;
781 a s s i gn C3117_inst = ( S2117 & S2217 ) | ( S2217 & S2317 ) | ( S2117 &
S2317 ) ;
782 a s s i gn S3118 = S2118 ^ S2218 ^ S2318 ;
783 a s s i gn C3118_inst = ( S2118 & S2218 ) | ( S2218 & S2318 ) | ( S2118 &
S2318 ) ;
784 a s s i gn S3119 = S2119 ^ S2219 ^ S2319 ;
785 a s s i gn C3119_inst = ( S2119 & S2219 ) | ( S2219 & S2319 ) | ( S2119 &
S2319 ) ;
786 a s s i gn S3120 = S2120 ^ S2220 ^ S2320 ;
787 a s s i gn C3120_inst = ( S2120 & S2220 ) | ( S2220 & S2320 ) | ( S2120 &
S2320 ) ;
788 a s s i gn S3121 = S2121 ^ S2221 ^ S2321 ;
789 a s s i gn C3121_inst = ( S2121 & S2221 ) | ( S2221 & S2321 ) | ( S2121 &
S2321 ) ;
790 a s s i gn S3122 = S2122 ^ S2222 ^ S2322 ;
791 a s s i gn C3122_inst = ( S2122 & S2222 ) | ( S2222 & S2322 ) | ( S2122 &
S2322 ) ;
792 a s s i gn S3123 = S2123 ^ S2223 ^ S2323 ;
793 a s s i gn C3123_inst = ( S2123 & S2223 ) | ( S2223 & S2323 ) | ( S2123 &
S2323 ) ;
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794 a s s i gn S3124 = S2124 ^ S2224 ^ S2324 ;
795 a s s i gn C3124_inst = ( S2124 & S2224 ) | ( S2224 & S2324 ) | ( S2124 &
S2324 ) ;
796 a s s i gn S3125 = S2125 ^ S2225 ^ S2325 ;
797 a s s i gn C3125_inst = ( S2125 & S2225 ) | ( S2225 & S2325 ) | ( S2125 &
S2325 ) ;
798 a s s i gn S3126 = S2126 ^ S2226 ^ S2326 ;
799 a s s i gn C3126_inst = ( S2126 & S2226 ) | ( S2226 & S2326 ) | ( S2126 &
S2326 ) ;
800 a s s i gn S3127 = S2127 ^ S2227 ^ S2327 ;
801 a s s i gn C3127_inst = ( S2127 & S2227 ) | ( S2227 & S2327 ) | ( S2127 &
S2327 ) ;
802 a s s i gn S3128 = S2128 ^ S2228 ^ S2328 ;
803 a s s i gn C3128_inst = ( S2128 & S2228 ) | ( S2228 & S2328 ) | ( S2128 &
S2328 ) ;
804 a s s i gn S3129 = S2129 ^ S2229 ^ S2329 ;
805 a s s i gn C3129_inst = ( S2129 & S2229 ) | ( S2229 & S2329 ) | ( S2129 &
S2329 ) ;
806 a s s i gn S3130 = S2130 ^ S2230 ^ S2330 ;
807 a s s i gn C3130_inst = ( S2130 & S2230 ) | ( S2230 & S2330 ) | ( S2130 &
S2330 ) ;
808 a s s i gn S3131 = S2131 ^ S2231 ^ S2331 ;
809 a s s i gn C3131_inst = ( S2131 & S2231 ) | ( S2231 & S2331 ) | ( S2131 &
S2331 ) ;
810 a s s i gn S3132 = S2132 ^ S2232 ^ S2332 ;
811 a s s i gn C3132_inst = ( S2132 & S2232 ) | ( S2232 & S2332 ) | ( S2132 &
S2332 ) ;
812 a s s i gn S3133 = S2133 ^ S2233 ^ S2333 ;
813 a s s i gn C3133_inst = ( S2133 & S2233 ) | ( S2233 & S2333 ) | ( S2133 &
S2333 ) ;
814 a s s i gn S3134 = S2134 ^ S2234 ^ S2334 ;
815 a s s i gn C3134_inst = ( S2134 & S2234 ) | ( S2234 & S2334 ) | ( S2134 &
S2334 ) ;
816 a s s i gn S3135 = S2135 ^ S2235 ^ S2335 ;
817 a s s i gn C3135_inst = ( S2135 & S2235 ) | ( S2235 & S2335 ) | ( S2135 &
S2335 ) ;
818 a s s i gn S3136 = S2136 ^ S2236 ^ C2135_inst ;
819 a s s i gn C3136_inst = ( S2136 & S2236 ) | ( S2236 & C2135_inst ) | (
S2136 & C2135_inst ) ;
820 a s s i gn S3137 = S2137 ^ S2237 ^ C2136_inst ;
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821 a s s i gn C3137_inst = ( S2137 & S2237 ) | ( S2237 & C2136_inst ) | (
S2137 & C2136_inst ) ;
822 a s s i gn S3138 = S2138 ^ S2238 ^ C2137_inst ;
823 a s s i gn C3138_inst = ( S2138 & S2238 ) | ( S2238 & C2137_inst ) | (
S2138 & C2137_inst ) ;
824 a s s i gn S3139 = S2139 ^ C2138_inst ^ C2238_inst ;
825 a s s i gn C3139_inst = ( S2139 & C2138_inst ) | ( C2138_inst &
C2238_inst ) | ( S2139 & C2238_inst ) ;
826 a s s i gn S3140 = S2140 ^ C2139_inst ^ S1240 ;
827 a s s i gn C3140_inst = ( S2140 & C2139_inst ) | ( C2139_inst & S1240 ) |
( S2140 & S1240 ) ;
828 a s s i gn S3141 = S2141 ^ C2140_inst ^ P22 [ 4 1 ] ;
829 a s s i gn C3141_inst = ( S2141 & C2140_inst ) | ( C2140_inst & P22 [ 4 1 ] )
| ( S2141 & P22 [ 4 1 ] ) ;
830 a s s i gn S3142 = S1142 ^ C1141_inst ^ C2141_inst ;
831 a s s i gn C3142_inst = ( S1142 & C1141_inst ) | ( C1141_inst &
C2141_inst ) | ( S1142 & C2141_inst ) ;
832 a s s i gn S3143 = S1143 ^ C1142_inst ^ C3142_inst ;
833 a s s i gn C3143_inst = ( S1143 & C1142_inst ) | ( C1142_inst &
C3142_inst ) | ( S1143 & C3142_inst ) ;
834 a s s i gn S3144 = P22 [ 4 4 ] ^ C1143_inst ^ C3143_inst ;
835 a s s i gn C3144_inst = (P22 [ 4 4 ] & C1143_inst ) | ( C1143_inst &
C3143_inst ) | (P22 [ 4 4 ] & C3143_inst ) ;
836
837 a s s i gn S329 = C228 ^ P9 [ 9 ] ;
838 a s s i gn C329 = C228 & P9 [ 9 ] ;
839 a s s i gn S3210 = C229 ^ S1410 ;
840 a s s i gn C3210_inst = C229 & S1410 ;
841 a s s i gn S3211 = C2110_inst ^ C2210_inst ;
842 a s s i gn C3211_inst = C2110_inst & C2210_inst ;
843 a s s i gn S3212 = C2111_inst ^ C2211_inst ^ C2311_inst ;
844 a s s i gn C3212_inst = ( C2111_inst & C2211_inst ) | ( C2211_inst &
C2311_inst ) | ( C2111_inst & C2311_inst ) ;
845 a s s i gn S3213 = C2112_inst ^ C2212_inst ^ C2312_inst ;
846 a s s i gn C3213_inst = ( C2112_inst & C2212_inst ) | ( C2212_inst &
C2312_inst ) | ( C2112_inst & C2312_inst ) ;
847 a s s i gn S3214 = C2113_inst ^ C2213_inst ^ C2313_inst ;
848 a s s i gn C3214_inst = ( C2113_inst & C2213_inst ) | ( C2213_inst &
C2313_inst ) | ( C2113_inst & C2313_inst ) ;
849 a s s i gn S3215 = S2415 ^ C2114_inst ^ C2214_inst ;
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850 a s s i gn C3215_inst = ( S2415 & C2114_inst ) | ( C2114_inst &
C2214_inst ) | ( S2415 & C2214_inst ) ;
851 a s s i gn S3216 = S2416 ^ C2115_inst ^ C2215_inst ;
852 a s s i gn C3216_inst = ( S2416 & C2115_inst ) | ( C2115_inst &
C2215_inst ) | ( S2416 & C2215_inst ) ;
853 a s s i gn S3217 = S2417 ^ C2116_inst ^ C2216_inst ;
854 a s s i gn C3217_inst = ( S2417 & C2116_inst ) | ( C2116_inst &
C2216_inst ) | ( S2417 & C2216_inst ) ;
855 a s s i gn S3218 = S2418 ^ C2117_inst ^ C2217_inst ;
856 a s s i gn C3218_inst = ( S2418 & C2117_inst ) | ( C2117_inst &
C2217_inst ) | ( S2418 & C2217_inst ) ;
857 a s s i gn S3219 = S2419 ^ C2118_inst ^ C2218_inst ;
858 a s s i gn C3219_inst = ( S2419 & C2118_inst ) | ( C2118_inst &
C2218_inst ) | ( S2419 & C2218_inst ) ;
859 a s s i gn S3220 = S2420 ^ S2520 ^ C2119_inst ;
860 a s s i gn C3220_inst = ( S2420 & S2520 ) | ( S2520 & C2119_inst ) | (
S2420 & C2119_inst ) ;
861 a s s i gn S3221 = S2421 ^ S2521 ^ C2120_inst ;
862 a s s i gn C3221_inst = ( S2421 & S2521 ) | ( S2521 & C2120_inst ) | (
S2421 & C2120_inst ) ;
863 a s s i gn S3222 = S2422 ^ S2522 ^ C2121_inst ;
864 a s s i gn C3222_inst = ( S2422 & S2522 ) | ( S2522 & C2121_inst ) | (
S2422 & C2121_inst ) ;
865 a s s i gn S3223 = S2423 ^ S2523 ^ C2122_inst ;
866 a s s i gn C3223_inst = ( S2423 & S2523 ) | ( S2523 & C2122_inst ) | (
S2423 & C2122_inst ) ;
867 a s s i gn S3224 = S2424 ^ S2524 ^ C2123_inst ;
868 a s s i gn C3224_inst = ( S2424 & S2524 ) | ( S2524 & C2123_inst ) | (
S2424 & C2123_inst ) ;
869 a s s i gn S3225 = S2425 ^ S2525 ^ C2124_inst ;
870 a s s i gn C3225_inst = ( S2425 & S2525 ) | ( S2525 & C2124_inst ) | (
S2425 & C2124_inst ) ;
871 a s s i gn S3226 = S2426 ^ S2526 ^ C2125_inst ;
872 a s s i gn C3226_inst = ( S2426 & S2526 ) | ( S2526 & C2125_inst ) | (
S2426 & C2125_inst ) ;
873 a s s i gn S3227 = S2427 ^ C2126_inst ^ C2226_inst ;
874 a s s i gn C3227_inst = ( S2427 & C2126_inst ) | ( C2126_inst &
C2226_inst ) | ( S2427 & C2226_inst ) ;
875 a s s i gn S3228 = S2428 ^ C2127_inst ^ C2227_inst ;
876 a s s i gn C3228_inst = ( S2428 & C2127_inst ) | ( C2127_inst &
C2227_inst ) | ( S2428 & C2227_inst ) ;
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877 a s s i gn S3229 = S2429 ^ C2128_inst ^ C2228_inst ;
878 a s s i gn C3229_inst = ( S2429 & C2128_inst ) | ( C2128_inst &
C2228_inst ) | ( S2429 & C2228_inst ) ;
879 a s s i gn S3230 = C2129_inst ^ C2229_inst ^ C2329_inst ;
880 a s s i gn C3230_inst = ( C2129_inst & C2229_inst ) | ( C2229_inst &
C2329_inst ) | ( C2129_inst & C2329_inst ) ;
881 a s s i gn S3231 = C2130_inst ^ C2230_inst ^ C2330_inst ;
882 a s s i gn C3231_inst = ( C2130_inst & C2230_inst ) | ( C2230_inst &
C2330_inst ) | ( C2130_inst & C2330_inst ) ;
883 a s s i gn S3232 = C2131_inst ^ C2231_inst ^ C2331_inst ;
884 a s s i gn C3232_inst = ( C2131_inst & C2231_inst ) | ( C2231_inst &
C2331_inst ) | ( C2131_inst & C2331_inst ) ;
885 a s s i gn S3233 = C2132_inst ^ C2232_inst ^ C2332_inst ;
886 a s s i gn C3233_inst = ( C2132_inst & C2232_inst ) | ( C2232_inst &
C2332_inst ) | ( C2132_inst & C2332_inst ) ;
887 a s s i gn S3234 = C2133_inst ^ C2233_inst ^ C2333_inst ;
888 a s s i gn C3234_inst = ( C2133_inst & C2233_inst ) | ( C2233_inst &
C2333_inst ) | ( C2133_inst & C2333_inst ) ;
889 a s s i gn S3235 = C2134_inst ^ C2234_inst ^ C2334_inst ;
890 a s s i gn C3235_inst = ( C2134_inst & C2234_inst ) | ( C2234_inst &
C2334_inst ) | ( C2134_inst & C2334_inst ) ;
891 a s s i gn S3236 = C2235_inst ^ C2335_inst ;
892 a s s i gn C3236_inst = C2235_inst & C2335_inst ;
893
894 a s s i gn S3316 = C2315_inst ^ C2415_inst ;
895 a s s i gn C3316_inst = C2315_inst & C2415_inst ;
896 a s s i gn S3317 = C2316_inst ^ C2416_inst ;
897 a s s i gn C3317_inst = C2316_inst & C2416_inst ;
898 a s s i gn S3318 = C2317_inst ^ C2417_inst ^ P18 [ 1 8 ] ;
899 a s s i gn C3318_inst = ( C2317_inst & C2417_inst ) | ( C2417_inst & P18
[ 1 8 ] ) | ( C2317_inst & P18 [ 1 8 ] ) ;
900 a s s i gn S3319 = C2318_inst ^ C2418_inst ^ S1719 ;
901 a s s i gn C3319_inst = ( C2318_inst & C2418_inst ) | ( C2418_inst &
S1719 ) | ( C2318_inst & S1719 ) ;
902 a s s i gn S3320 = C2219_inst ^ C2319_inst ^ C2419_inst ;
903 a s s i gn C3320_inst = ( C2219_inst & C2319_inst ) | ( C2319_inst &
C2419_inst ) | ( C2219_inst & C2419_inst ) ;
904 a s s i gn S3321 = C2220_inst ^ C2320_inst ^ C2420_inst ;
905 a s s i gn C3321_inst = ( C2220_inst & C2320_inst ) | ( C2320_inst &
C2420_inst ) | ( C2220_inst & C2420_inst ) ;
906 a s s i gn S3322 = C2221_inst ^ C2321_inst ^ C2421_inst ;
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907 a s s i gn C3322_inst = ( C2221_inst & C2321_inst ) | ( C2321_inst &
C2421_inst ) | ( C2221_inst & C2421_inst ) ;
908 a s s i gn S3323 = C2222_inst ^ C2322_inst ^ C2422_inst ;
909 a s s i gn C3323_inst = ( C2222_inst & C2322_inst ) | ( C2322_inst &
C2422_inst ) | ( C2222_inst & C2422_inst ) ;
910 a s s i gn S3324 = C2223_inst ^ C2323_inst ^ C2423_inst ;
911 a s s i gn C3324_inst = ( C2223_inst & C2323_inst ) | ( C2323_inst &
C2423_inst ) | ( C2223_inst & C2423_inst ) ;
912 a s s i gn S3325 = C2224_inst ^ C2324_inst ^ C2424_inst ;
913 a s s i gn C3325_inst = ( C2224_inst & C2324_inst ) | ( C2324_inst &
C2424_inst ) | ( C2224_inst & C2424_inst ) ;
914 a s s i gn S3326 = C2225_inst ^ C2325_inst ^ C2425_inst ;
915 a s s i gn C3326_inst = ( C2225_inst & C2325_inst ) | ( C2325_inst &
C2425_inst ) | ( C2225_inst & C2425_inst ) ;
916 a s s i gn S3327 = C2326_inst ^ C2426_inst ^ C2526_inst ;
917 a s s i gn C3327_inst = ( C2326_inst & C2426_inst ) | ( C2426_inst &
C2526_inst ) | ( C2326_inst & C2526_inst ) ;
918 a s s i gn S3328 = C2327_inst ^ C2427_inst ;
919 a s s i gn C3328_inst = C2327_inst & C2427_inst ;
920 a s s i gn S3329 = C2328_inst ^ C2428_inst ;
921 a s s i gn C3329_inst = C2328_inst & C2428_inst ;
922 a s s i gn S3330 = C2429_inst ^ S1530 ;
923 a s s i gn C3330_inst = C2429_inst & S1530 ;
924
925 a s s i gn S3423 = C2522_inst ^ P22 [ 2 3 ] ;
926 a s s i gn C3423_inst = C2522_inst & P22 [ 2 3 ] ;
927
928 // Fourth Stage
929
930 a s s i gn S44 = S24 ^ C23 ^ C33 ;
931 a s s i gn C44 = ( S24 & C23) | (C23 & C33) | ( S24 & C33) ;
932 a s s i gn S45 = S35 ^ C44 ;
933 a s s i gn C45 = S35 & C44 ;
934 a s s i gn S46 = S36 ^ C35 ^ C45 ;
935 a s s i gn C46 = ( S36 & C35) | (C35 & C45) | ( S36 & C45) ;
936 a s s i gn S47 = S37 ^ C36 ^ C226 ;
937 a s s i gn C47 = ( S37 & C36) | (C36 & C226 ) | ( S37 & C226 ) ;
938 a s s i gn S48 = S38 ^ C37 ^ C227 ;
939 a s s i gn C48 = ( S38 & C37) | (C37 & C227 ) | ( S38 & C227 ) ;
940 a s s i gn S49 = S319 ^ S329 ^ C38 ;
941 a s s i gn C49 = ( S319 & S329 ) | ( S329 & C38) | ( S319 & C38) ;
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942 a s s i gn S410 = S3110 ^ S3210 ^ C319 ;
943 a s s i gn C410 = ( S3110 & S3210 ) | ( S3210 & C319 ) | ( S3110 & C319 ) ;
944 a s s i gn S411 = S3111 ^ S3211 ^ C3110_inst ;
945 a s s i gn C411 = ( S3111 & S3211 ) | ( S3211 & C3110_inst ) | ( S3111 &
C3110_inst ) ;
946 a s s i gn S412 = S3112 ^ S3212 ^ C3111_inst ;
947 a s s i gn C412 = ( S3112 & S3212 ) | ( S3212 & C3111_inst ) | ( S3112 &
C3111_inst ) ;
948 a s s i gn S413 = S3113 ^ S3213 ^ C3112_inst ;
949 a s s i gn C413 = ( S3113 & S3213 ) | ( S3213 & C3112_inst ) | ( S3113 &
C3112_inst ) ;
950 a s s i gn S4114 = S3114 ^ S3214 ^ C3113_inst ;
951 a s s i gn C4114_inst = ( S3114 & S3214 ) | ( S3214 & C3113_inst ) | (
S3114 & C3113_inst ) ;
952 a s s i gn S4115 = S3115 ^ S3215 ^ C3114_inst ;
953 a s s i gn C4115_inst = ( S3115 & S3215 ) | ( S3215 & C3114_inst ) | (
S3115 & C3114_inst ) ;
954 a s s i gn S4116 = S3116 ^ S3216 ^ S3316 ;
955 a s s i gn C4116_inst = ( S3116 & S3216 ) | ( S3216 & S3316 ) | ( S3116 &
S3316 ) ;
956 a s s i gn S4117 = S3117 ^ S3217 ^ S3317 ;
957 a s s i gn C4117_inst = ( S3117 & S3217 ) | ( S3217 & S3317 ) | ( S3117 &
S3317 ) ;
958 a s s i gn S4118 = S3118 ^ S3218 ^ S3318 ;
959 a s s i gn C4118_inst = ( S3118 & S3218 ) | ( S3218 & S3318 ) | ( S3118 &
S3318 ) ;
960 a s s i gn S4119 = S3119 ^ S3219 ^ S3319 ;
961 a s s i gn C4119_inst = ( S3119 & S3219 ) | ( S3219 & S3319 ) | ( S3119 &
S3319 ) ;
962 a s s i gn S4120 = S3120 ^ S3220 ^ S3320 ;
963 a s s i gn C4120_inst = ( S3120 & S3220 ) | ( S3220 & S3320 ) | ( S3120 &
S3320 ) ;
964 a s s i gn S4121 = S3121 ^ S3221 ^ S3321 ;
965 a s s i gn C4121_inst = ( S3121 & S3221 ) | ( S3221 & S3321 ) | ( S3121 &
S3321 ) ;
966 a s s i gn S4122 = S3122 ^ S3222 ^ S3322 ;
967 a s s i gn C4122_inst = ( S3122 & S3222 ) | ( S3222 & S3322 ) | ( S3122 &
S3322 ) ;
968 a s s i gn S4123 = S3123 ^ S3223 ^ S3323 ;
969 a s s i gn C4123_inst = ( S3123 & S3223 ) | ( S3223 & S3323 ) | ( S3123 &
S3323 ) ;
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970 a s s i gn S4124 = S3124 ^ S3224 ^ S3324 ;
971 a s s i gn C4124_inst = ( S3124 & S3224 ) | ( S3224 & S3324 ) | ( S3124 &
S3324 ) ;
972 a s s i gn S4125 = S3125 ^ S3225 ^ S3325 ;
973 a s s i gn C4125_inst = ( S3125 & S3225 ) | ( S3225 & S3325 ) | ( S3125 &
S3325 ) ;
974 a s s i gn S4126 = S3126 ^ S3226 ^ S3326 ;
975 a s s i gn C4126_inst = ( S3126 & S3226 ) | ( S3226 & S3326 ) | ( S3126 &
S3326 ) ;
976 a s s i gn S4127 = S3127 ^ S3227 ^ S3327 ;
977 a s s i gn C4127_inst = ( S3127 & S3227 ) | ( S3227 & S3327 ) | ( S3127 &
S3327 ) ;
978 a s s i gn S4128 = S3128 ^ S3228 ^ S3328 ;
979 a s s i gn C4128_inst = ( S3128 & S3228 ) | ( S3228 & S3328 ) | ( S3128 &
S3328 ) ;
980 a s s i gn S4129 = S3129 ^ S3229 ^ S3329 ;
981 a s s i gn C4129_inst = ( S3129 & S3229 ) | ( S3229 & S3329 ) | ( S3129 &
S3329 ) ;
982 a s s i gn S4130 = S3130 ^ S3230 ^ S3330 ;
983 a s s i gn C4130_inst = ( S3130 & S3230 ) | ( S3230 & S3330 ) | ( S3130 &
S3330 ) ;
984 a s s i gn S4131 = S3131 ^ S3231 ^ C3130_inst ;
985 a s s i gn C4131_inst = ( S3131 & S3231 ) | ( S3231 & C3130_inst ) | (
S3131 & C3130_inst ) ;
986 a s s i gn S4132 = S3132 ^ S3232 ^ C3131_inst ;
987 a s s i gn C4132_inst = ( S3132 & S3232 ) | ( S3232 & C3131_inst ) | (
S3132 & C3131_inst ) ;
988 a s s i gn S4133 = S3133 ^ S3233 ^ C3132_inst ;
989 a s s i gn C4133_inst = ( S3133 & S3233 ) | ( S3233 & C3132_inst ) | (
S3133 & C3132_inst ) ;
990 a s s i gn S4134 = S3134 ^ S3234 ^ C3133_inst ;
991 a s s i gn C4134_inst = ( S3134 & S3234 ) | ( S3234 & C3133_inst ) | (
S3134 & C3133_inst ) ;
992 a s s i gn S4135 = S3135 ^ S3235 ^ C3134_inst ;
993 a s s i gn C4135_inst = ( S3135 & S3235 ) | ( S3235 & C3134_inst ) | (
S3135 & C3134_inst ) ;
994 a s s i gn S4136 = S3136 ^ S3236 ^ C3135_inst ;
995 a s s i gn C4136_inst = ( S3136 & S3236 ) | ( S3236 & C3135_inst ) | (
S3136 & C3135_inst ) ;
996 a s s i gn S4137 = S3137 ^ C3136_inst ^ C3236_inst ;
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997 a s s i gn C4137_inst = ( S3137 & C3136_inst ) | ( C3136_inst &
C3236_inst ) | ( S3137 & C3236_inst ) ;
998 a s s i gn S4138 = S3138 ^ C3137_inst ^ C2237_inst ;
999 a s s i gn C4138_inst = ( S3138 & C3137_inst ) | ( C3137_inst &
C2237_inst ) | ( S3138 & C2237_inst ) ;
1000 a s s i gn S4139 = S3139 ^ C3138_inst ^ S1239 ;
1001 a s s i gn C4139_inst = ( S3139 & C3138_inst ) | ( C3138_inst & S1239 ) |
( S3139 & S1239 ) ;
1002
1003 a s s i gn S4214 = C3213_inst ^ S1514 ;
1004 a s s i gn C4214_inst = C3213_inst & S1514 ;
1005 a s s i gn S4215 = C3214_inst ^ C2314_inst ;
1006 a s s i gn C4215_inst = C3214_inst & C2314_inst ;
1007 a s s i gn S4216 = C3115_inst ^ C3215_inst ;
1008 a s s i gn C4216_inst = C3115_inst & C3215_inst ;
1009 a s s i gn S4217 = C3116_inst ^ C3216_inst ^ C3316_inst ;
1010 a s s i gn C4217_inst = ( C3116_inst & C3216_inst ) | ( C3216_inst &
C3316_inst ) | ( C3116_inst & C3316_inst ) ;
1011 a s s i gn S4218 = C3117_inst ^ C3217_inst ^ C3317_inst ;
1012 a s s i gn C4218_inst = ( C3117_inst & C3217_inst ) | ( C3217_inst &
C3317_inst ) | ( C3117_inst & C3317_inst ) ;
1013 a s s i gn S4219 = C3118_inst ^ C3218_inst ^ C3318_inst ;
1014 a s s i gn C4219_inst = ( C3118_inst & C3218_inst ) | ( C3218_inst &
C3318_inst ) | ( C3118_inst & C3318_inst ) ;
1015 a s s i gn S4220 = C3119_inst ^ C3219_inst ^ C3319_inst ;
1016 a s s i gn C4220_inst = ( C3119_inst & C3219_inst ) | ( C3219_inst &
C3319_inst ) | ( C3119_inst & C3319_inst ) ;
1017 a s s i gn S4221 = C3120_inst ^ C3220_inst ^ C3320_inst ;
1018 a s s i gn C4221_inst = ( C3120_inst & C3220_inst ) | ( C3220_inst &
C3320_inst ) | ( C3120_inst & C3320_inst ) ;
1019 a s s i gn S4222 = C3121_inst ^ C3221_inst ^ C3321_inst ;
1020 a s s i gn C4222_inst = ( C3121_inst & C3221_inst ) | ( C3221_inst &
C3321_inst ) | ( C3121_inst & C3321_inst ) ;
1021 a s s i gn S4223 = S3423 ^ C3122_inst ^ C3222_inst ;
1022 a s s i gn C4223_inst = ( S3423 & C3122_inst ) | ( C3122_inst &
C3222_inst ) | ( S3423 & C3222_inst ) ;
1023 a s s i gn S4224 = C3123_inst ^ C3223_inst ^ C3323_inst ;
1024 a s s i gn C4224_inst = ( C3123_inst & C3223_inst ) | ( C3223_inst &
C3323_inst ) | ( C3123_inst & C3323_inst ) ;
1025 a s s i gn S4225 = C3124_inst ^ C3224_inst ^ C3324_inst ;
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1026 a s s i gn C4225_inst = ( C3124_inst & C3224_inst ) | ( C3224_inst &
C3324_inst ) | ( C3124_inst & C3324_inst ) ;
1027 a s s i gn S4226 = C3125_inst ^ C3225_inst ^ C3325_inst ;
1028 a s s i gn C4226_inst = ( C3125_inst & C3225_inst ) | ( C3225_inst &
C3325_inst ) | ( C3125_inst & C3325_inst ) ;
1029 a s s i gn S4227 = C3126_inst ^ C3226_inst ^ C3326_inst ;
1030 a s s i gn C4227_inst = ( C3126_inst & C3226_inst ) | ( C3226_inst &
C3326_inst ) | ( C3126_inst & C3326_inst ) ;
1031 a s s i gn S4228 = C3127_inst ^ C3227_inst ^ C3327_inst ;
1032 a s s i gn C4228_inst = ( C3127_inst & C3227_inst ) | ( C3227_inst &
C3327_inst ) | ( C3127_inst & C3327_inst ) ;
1033 a s s i gn S4229 = C3128_inst ^ C3228_inst ^ C3328_inst ;
1034 a s s i gn C4229_inst = ( C3128_inst & C3228_inst ) | ( C3228_inst &
C3328_inst ) | ( C3128_inst & C3328_inst ) ;
1035 a s s i gn S4230 = C3129_inst ^ C3229_inst ^ C3329_inst ;
1036 a s s i gn C4230_inst = ( C3129_inst & C3229_inst ) | ( C3229_inst &
C3329_inst ) | ( C3129_inst & C3329_inst ) ;
1037 a s s i gn S4231 = C3230_inst ^ C3330_inst ^ S1531 ;
1038 a s s i gn C4231_inst = ( C3230_inst & C3330_inst ) | ( C3330_inst &
S1531 ) | ( C3230_inst & S1531 ) ;
1039 a s s i gn S4232 = C3231_inst ^ P22 [ 3 2 ] ;
1040 a s s i gn C4232_inst = C3231_inst & P22 [ 3 2 ] ;
1041
1042 a s s i gn S4324 = C3423_inst ^ C2523_inst ;
1043 a s s i gn C4324_inst = C3423_inst & C2523_inst ;
1044
1045 // F i f th Stage
1046
1047 a s s i gn S57 = S47 ^ C46 ;
1048 a s s i gn C57 = S47 & C46 ;
1049 a s s i gn S58 = S48 ^ C47 ^ C57 ;
1050 a s s i gn C58 = ( S48 & C47) | (C47 & C57) | ( S48 & C57) ;
1051 a s s i gn S59 = S49 ^ C48 ^ C58 ;
1052 a s s i gn C59 = ( S49 & C48) | (C48 & C58) | ( S49 & C58) ;
1053 a s s i gn S510 = S410 ^ C49 ^ C329 ;
1054 a s s i gn C510 = ( S410 & C49) | (C49 & C329 ) | ( S410 & C329 ) ;
1055 a s s i gn S511 = S411 ^ C410 ^ C3210_inst ;
1056 a s s i gn C511 = ( S411 & C410 ) | (C410 & C3210_inst ) | ( S411 &
C3210_inst ) ;
1057 a s s i gn S512 = S412 ^ C411 ^ C3211_inst ;
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1058 a s s i gn C512 = ( S412 & C411 ) | (C411 & C3211_inst ) | ( S412 &
C3211_inst ) ;
1059 a s s i gn S513 = S413 ^ C412 ^ C3212_inst ;
1060 a s s i gn C513 = ( S413 & C412 ) | (C412 & C3212_inst ) | ( S413 &
C3212_inst ) ;
1061 a s s i gn S514 = S4114 ^ S4214 ^ C413 ;
1062 a s s i gn C514 = ( S4114 & S4214 ) | ( S4214 & C413 ) | ( S4114 & C413 ) ;
1063 a s s i gn S515 = S4115 ^ S4215 ^ C4114_inst ;
1064 a s s i gn C515 = ( S4115 & S4215 ) | ( S4215 & C4114_inst ) | ( S4115 &
C4114_inst ) ;
1065 a s s i gn S516 = S4116 ^ S4216 ^ C4115_inst ;
1066 a s s i gn C516 = ( S4116 & S4216 ) | ( S4216 & C4115_inst ) | ( S4116 &
C4115_inst ) ;
1067 a s s i gn S517 = S4117 ^ S4217 ^ C4116_inst ;
1068 a s s i gn C517 = ( S4117 & S4217 ) | ( S4217 & C4116_inst ) | ( S4117 &
C4116_inst ) ;
1069 a s s i gn S518 = S4118 ^ S4218 ^ C4117_inst ;
1070 a s s i gn C518 = ( S4118 & S4218 ) | ( S4218 & C4117_inst ) | ( S4118 &
C4117_inst ) ;
1071 a s s i gn S519 = S4119 ^ S4219 ^ C4118_inst ;
1072 a s s i gn C519 = ( S4119 & S4219 ) | ( S4219 & C4118_inst ) | ( S4119 &
C4118_inst ) ;
1073 a s s i gn S520 = S4120 ^ S4220 ^ C4119_inst ;
1074 a s s i gn C520 = ( S4120 & S4220 ) | ( S4220 & C4119_inst ) | ( S4120 &
C4119_inst ) ;
1075 a s s i gn S5121 = S4121 ^ S4221 ^ C4120_inst ;
1076 a s s i gn C5121_inst = ( S4121 & S4221 ) | ( S4221 & C4120_inst ) | (
S4121 & C4120_inst ) ;
1077 a s s i gn S5122 = S4122 ^ S4222 ^ C4121_inst ;
1078 a s s i gn C5122_inst = ( S4122 & S4222 ) | ( S4222 & C4121_inst ) | (
S4122 & C4121_inst ) ;
1079 a s s i gn S5123 = S4123 ^ S4223 ^ C4122_inst ;
1080 a s s i gn C5123_inst = ( S4123 & S4223 ) | ( S4223 & C4122_inst ) | (
S4123 & C4122_inst ) ;
1081 a s s i gn S5124 = S4124 ^ S4224 ^ S4324 ;
1082 a s s i gn C5124_inst = ( S4124 & S4224 ) | ( S4224 & S4324 ) | ( S4124 &
S4324 ) ;
1083 a s s i gn S5125 = S4125 ^ S4225 ^ C4124_inst ;
1084 a s s i gn C5125_inst = ( S4125 & S4225 ) | ( S4225 & C4124_inst ) | (
S4125 & C4124_inst ) ;
1085 a s s i gn S5126 = S4126 ^ S4226 ^ C4125_inst ;
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1086 a s s i gn C5126_inst = ( S4126 & S4226 ) | ( S4226 & C4125_inst ) | (
S4126 & C4125_inst ) ;
1087 a s s i gn S5127 = S4127 ^ S4227 ^ C4126_inst ;
1088 a s s i gn C5127_inst = ( S4127 & S4227 ) | ( S4227 & C4126_inst ) | (
S4127 & C4126_inst ) ;
1089 a s s i gn S5128 = S4128 ^ S4228 ^ C4127_inst ;
1090 a s s i gn C5128_inst = ( S4128 & S4228 ) | ( S4228 & C4127_inst ) | (
S4128 & C4127_inst ) ;
1091 a s s i gn S5129 = S4129 ^ S4229 ^ C4128_inst ;
1092 a s s i gn C5129_inst = ( S4129 & S4229 ) | ( S4229 & C4128_inst ) | (
S4129 & C4128_inst ) ;
1093 a s s i gn S5130 = S4130 ^ S4230 ^ C4129_inst ;
1094 a s s i gn C5130_inst = ( S4130 & S4230 ) | ( S4230 & C4129_inst ) | (
S4130 & C4129_inst ) ;
1095 a s s i gn S5131 = S4131 ^ S4231 ^ C4130_inst ;
1096 a s s i gn C5131_inst = ( S4131 & S4231 ) | ( S4231 & C4130_inst ) | (
S4131 & C4130_inst ) ;
1097 a s s i gn S5132 = S4132 ^ S4232 ^ C4131_inst ;
1098 a s s i gn C5132_inst = ( S4132 & S4232 ) | ( S4232 & C4131_inst ) | (
S4132 & C4131_inst ) ;
1099 a s s i gn S5133 = S4133 ^ C4132_inst ^ C4232_inst ;
1100 a s s i gn C5133_inst = ( S4133 & C4132_inst ) | ( C4132_inst &
C4232_inst ) | ( S4133 & C4232_inst ) ;
1101 a s s i gn S5134 = S4134 ^ C4133_inst ^ C3233_inst ;
1102 a s s i gn C5134_inst = ( S4134 & C4133_inst ) | ( C4133_inst &
C3233_inst ) | ( S4134 & C3233_inst ) ;
1103 a s s i gn S5135 = S4135 ^ C4134_inst ^ C3234_inst ;
1104 a s s i gn C5135_inst = ( S4135 & C4134_inst ) | ( C4134_inst &
C3234_inst ) | ( S4135 & C3234_inst ) ;
1105 a s s i gn S5136 = S4136 ^ C4135_inst ^ C3235_inst ;
1106 a s s i gn C5136_inst = ( S4136 & C4135_inst ) | ( C4135_inst &
C3235_inst ) | ( S4136 & C3235_inst ) ;
1107 a s s i gn S5137 = S4137 ^ C4136_inst ^ C2236_inst ;
1108 a s s i gn C5137_inst = ( S4137 & C4136_inst ) | ( C4136_inst &
C2236_inst ) | ( S4137 & C2236_inst ) ;
1109
1110 a s s i gn S5221 = C4220_inst ^ C2520_inst ;
1111 a s s i gn C5221_inst = C4220_inst & C2520_inst ;
1112 a s s i gn S5222 = C4221_inst ^ C2521_inst ;
1113 a s s i gn C5222_inst = C4221_inst & C2521_inst ;
1114 a s s i gn S5223 = C4222_inst ^ C3322_inst ;
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1115 a s s i gn C5223_inst = C4222_inst & C3322_inst ;
1116 a s s i gn S5224 = C4123_inst ^ C4223_inst ;
1117 a s s i gn C5224_inst = C4123_inst & C4223_inst ;
1118 a s s i gn S5225 = C4224_inst ^ C4324_inst ^ C2524_inst ;
1119 a s s i gn C5225_inst = ( C4224_inst & C4324_inst ) | ( C4324_inst &
C2524_inst ) | ( C4224_inst & C2524_inst ) ;
1120 a s s i gn S5226 = C4225_inst ^ C2525_inst ;
1121 a s s i gn C5226_inst = C4225_inst & C2525_inst ;
1122
1123 // Sixth Stage
1124
1125 a s s i gn S610 = S510 ^ C59 ;
1126 a s s i gn C610 = S510 & C59 ;
1127 a s s i gn S611 = S511 ^ C510 ^ C610 ;
1128 a s s i gn C611 = ( S511 & C510 ) | (C510 & C610 ) | ( S511 & C610 ) ;
1129 a s s i gn S612 = S512 ^ C511 ^ C611 ;
1130 a s s i gn C612 = ( S512 & C511 ) | (C511 & C611 ) | ( S512 & C611 ) ;
1131 a s s i gn S613 = S513 ^ C512 ^ C612 ;
1132 a s s i gn C613 = ( S513 & C512 ) | (C512 & C612 ) | ( S513 & C612 ) ;
1133 a s s i gn S614 = S514 ^ C513 ^ C613 ;
1134 a s s i gn C614 = ( S514 & C513 ) | (C513 & C613 ) | ( S514 & C613 ) ;
1135 a s s i gn S615 = S515 ^ C514 ^ C4214_inst ;
1136 a s s i gn C615 = ( S515 & C514 ) | (C514 & C4214_inst ) | ( S515 &
C4214_inst ) ;
1137 a s s i gn S616 = S516 ^ C515 ^ C4215_inst ;
1138 a s s i gn C616 = ( S516 & C515 ) | (C515 & C4215_inst ) | ( S516 &
C4215_inst ) ;
1139 a s s i gn S617 = S517 ^ C516 ^ C4216_inst ;
1140 a s s i gn C617 = ( S517 & C516 ) | (C516 & C4216_inst ) | ( S517 &
C4216_inst ) ;
1141 a s s i gn S618 = S518 ^ C517 ^ C4217_inst ;
1142 a s s i gn C618 = ( S518 & C517 ) | (C517 & C4217_inst ) | ( S518 &
C4217_inst ) ;
1143 a s s i gn S619 = S519 ^ C518 ^ C4218_inst ;
1144 a s s i gn C619 = ( S519 & C518 ) | (C518 & C4218_inst ) | ( S519 &
C4218_inst ) ;
1145 a s s i gn S620 = S520 ^ C519 ^ C4219_inst ;
1146 a s s i gn C620 = ( S520 & C519 ) | (C519 & C4219_inst ) | ( S520 &
C4219_inst ) ;
1147 a s s i gn S621 = S5121 ^ S5221 ^ C520 ;
1148 a s s i gn C621 = ( S5121 & S5221 ) | ( S5221 & C520 ) | ( S5121 & C520 ) ;
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1149 a s s i gn S622 = S5122 ^ S5222 ^ C5121_inst ;
1150 a s s i gn C622 = ( S5122 & S5222 ) | ( S5222 & C5121_inst ) | ( S5122 &
C5121_inst ) ;
1151 a s s i gn S623 = S5123 ^ S5223 ^ C5122_inst ;
1152 a s s i gn C623 = ( S5123 & S5223 ) | ( S5223 & C5122_inst ) | ( S5123 &
C5122_inst ) ;
1153 a s s i gn S624 = S5124 ^ S5224 ^ C5123_inst ;
1154 a s s i gn C624 = ( S5124 & S5224 ) | ( S5224 & C5123_inst ) | ( S5124 &
C5123_inst ) ;
1155 a s s i gn S625 = S5125 ^ S5225 ^ C5124_inst ;
1156 a s s i gn C625 = ( S5125 & S5225 ) | ( S5225 & C5124_inst ) | ( S5125 &
C5124_inst ) ;
1157 a s s i gn S626 = S5126 ^ S5226 ^ C5125_inst ;
1158 a s s i gn C626 = ( S5126 & S5226 ) | ( S5226 & C5125_inst ) | ( S5126 &
C5125_inst ) ;
1159 a s s i gn S627 = S5127 ^ C5126_inst ^ C5226_inst ;
1160 a s s i gn C627 = ( S5127 & C5126_inst ) | ( C5126_inst & C5226_inst ) |
( S5127 & C5226_inst ) ;
1161 a s s i gn S628 = S5128 ^ C5127_inst ^ C4227_inst ;
1162 a s s i gn C628 = ( S5128 & C5127_inst ) | ( C5127_inst & C4227_inst ) |
( S5128 & C4227_inst ) ;
1163 a s s i gn S629 = S5129 ^ C5128_inst ^ C4228_inst ;
1164 a s s i gn C629 = ( S5129 & C5128_inst ) | ( C5128_inst & C4228_inst ) |
( S5129 & C4228_inst ) ;
1165 a s s i gn S630 = S5130 ^ C5129_inst ^ C4229_inst ;
1166 a s s i gn C630 = ( S5130 & C5129_inst ) | ( C5129_inst & C4229_inst ) |
( S5130 & C4229_inst ) ;
1167 a s s i gn S631 = S5131 ^ C5130_inst ^ C4230_inst ;
1168 a s s i gn C631 = ( S5131 & C5130_inst ) | ( C5130_inst & C4230_inst ) |
( S5131 & C4230_inst ) ;
1169 a s s i gn S632 = S5132 ^ C5131_inst ^ C4231_inst ;
1170 a s s i gn C632 = ( S5132 & C5131_inst ) | ( C5131_inst & C4231_inst ) |
( S5132 & C4231_inst ) ;
1171 a s s i gn S633 = S5133 ^ C5132_inst ^ C3232_inst ;
1172 a s s i gn C633 = ( S5133 & C5132_inst ) | ( C5132_inst & C3232_inst ) |
( S5133 & C3232_inst ) ;
1173 a s s i gn S634 = S5134 ^ C5133_inst ^ C633 ;
1174 a s s i gn C634 = ( S5134 & C5133_inst ) | ( C5133_inst & C633 ) | ( S5134
& C633 ) ;
1175 a s s i gn S635 = S5135 ^ C5134_inst ^ C634 ;
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1176 a s s i gn C635 = ( S5135 & C5134_inst ) | ( C5134_inst & C634 ) | ( S5135
& C634 ) ;
1177 a s s i gn S636 = S5136 ^ C5135_inst ^ C635 ;
1178 a s s i gn C636 = ( S5136 & C5135_inst ) | ( C5135_inst & C635 ) | ( S5136
& C635 ) ;
1179 a s s i gn S637 = S5137 ^ C5136_inst ^ C636 ;
1180 a s s i gn C637 = ( S5137 & C5136_inst ) | ( C5136_inst & C636 ) | ( S5137
& C636 ) ;
1181 a s s i gn S638 = S4138 ^ C5137_inst ^ C637 ;
1182 a s s i gn C638 = ( S4138 & C5137_inst ) | ( C5137_inst & C637 ) | ( S4138
& C637 ) ;
1183 a s s i gn S639 = S4139 ^ C4138_inst ^ C638 ;
1184 a s s i gn C639 = ( S4139 & C4138_inst ) | ( C4138_inst & C638 ) | ( S4139
& C638 ) ;
1185 a s s i gn S640 = S3140 ^ C4139_inst ^ C639 ;
1186 a s s i gn C640 = ( S3140 & C4139_inst ) | ( C4139_inst & C639 ) | ( S3140
& C639 ) ;
1187 a s s i gn S641 = S3141 ^ C3140_inst ^ C640 ;
1188 a s s i gn C641 = ( S3141 & C3140_inst ) | ( C3140_inst & C640 ) | ( S3141
& C640 ) ;
1189 a s s i gn S642 = S3142 ^ C3141_inst ^ C641 ;
1190 a s s i gn C642 = ( S3142 & C3141_inst ) | ( C3141_inst & C641 ) | ( S3142
& C641 ) ;
1191 a s s i gn S643 = S3143 ^ C642 ;
1192 a s s i gn C643 = S3143 & C642 ;
1193 a s s i gn S644 = S3144 ^ C643 ;
1194 a s s i gn C644 = S3144 & C643 ;
1195
1196 // Seventh Stage
1197
1198 a s s i gn S715 = S615 ^ C614 ;
1199 a s s i gn C715 = S615 & C614 ;
1200 a s s i gn S716 = S616 ^ C615 ^ C715 ;
1201 a s s i gn C716 = ( S616 & C615 ) | (C615 & C715 ) | ( S616 & C715 ) ;
1202 a s s i gn S717 = S617 ^ C616 ^ C716 ;
1203 a s s i gn C717 = ( S617 & C616 ) | (C616 & C716 ) | ( S617 & C716 ) ;
1204 a s s i gn S718 = S618 ^ C617 ^ C717 ;
1205 a s s i gn C718 = ( S618 & C617 ) | (C617 & C717 ) | ( S618 & C717 ) ;
1206 a s s i gn S719 = S619 ^ C618 ^ C718 ;
1207 a s s i gn C719 = ( S619 & C618 ) | (C618 & C718 ) | ( S619 & C718 ) ;
1208 a s s i gn S720 = S620 ^ C619 ^ C719 ;
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1209 a s s i gn C720 = ( S620 & C619 ) | (C619 & C719 ) | ( S620 & C719 ) ;
1210 a s s i gn S721 = S621 ^ C620 ^ C720 ;
1211 a s s i gn C721 = ( S621 & C620 ) | (C620 & C720 ) | ( S621 & C720 ) ;
1212 a s s i gn S722 = S622 ^ C621 ^ C5221_inst ;
1213 a s s i gn C722 = ( S622 & C621 ) | (C621 & C5221_inst ) | ( S622 &
C5221_inst ) ;
1214 a s s i gn S723 = S623 ^ C622 ^ C5222_inst ;
1215 a s s i gn C723 = ( S623 & C622 ) | (C622 & C5222_inst ) | ( S623 &
C5222_inst ) ;
1216 a s s i gn S724 = S624 ^ C623 ^ C5223_inst ;
1217 a s s i gn C724 = ( S624 & C623 ) | (C623 & C5223_inst ) | ( S624 &
C5223_inst ) ;
1218 a s s i gn S725 = S625 ^ C624 ^ C5224_inst ;
1219 a s s i gn C725 = ( S625 & C624 ) | (C624 & C5224_inst ) | ( S625 &
C5224_inst ) ;
1220 a s s i gn S726 = S626 ^ C625 ^ C5225_inst ;
1221 a s s i gn C726 = ( S626 & C625 ) | (C625 & C5225_inst ) | ( S626 &
C5225_inst ) ;
1222 a s s i gn S727 = S627 ^ C626 ^ C4226_inst ;
1223 a s s i gn C727 = ( S627 & C626 ) | (C626 & C4226_inst ) | ( S627 &
C4226_inst ) ;
1224 a s s i gn S728 = S628 ^ C627 ;
1225 a s s i gn C728 = S628 & C627 ;
1226 a s s i gn S729 = S629 ^ C628 ^ C728 ;
1227 a s s i gn C729 = ( S629 & C628 ) | (C628 & C728 ) | ( S629 & C728 ) ;
1228 a s s i gn S730 = S630 ^ C629 ^ C729 ;
1229 a s s i gn C730 = ( S630 & C629 ) | (C629 & C729 ) | ( S630 & C729 ) ;
1230 a s s i gn S731 = S631 ^ C630 ^ C730 ;
1231 a s s i gn C731 = ( S631 & C630 ) | (C630 & C730 ) | ( S631 & C730 ) ;
1232 a s s i gn S732 = S632 ^ C631 ^ C731 ;
1233 a s s i gn C732 = ( S632 & C631 ) | (C631 & C731 ) | ( S632 & C731 ) ;
1234 a s s i gn S733 = S633 ^ C632 ^ C732 ;
1235 a s s i gn C733 = ( S633 & C632 ) | (C632 & C732 ) | ( S633 & C732 ) ;
1236 a s s i gn S734 = S634 ^ C733 ;
1237 a s s i gn C734 = S634 & C733 ;
1238 a s s i gn S735 = S635 ^ C734 ;
1239 a s s i gn C735 = S635 & C734 ;
1240 a s s i gn S736 = S636 ^ C735 ;
1241 a s s i gn C736 = S636 & C735 ;
1242 a s s i gn S737 = S637 ^ C736 ;
1243 a s s i gn C737 = S637 & C736 ;
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1244 a s s i gn S738 = S638 ^ C737 ;
1245 a s s i gn C738 = S638 & C737 ;
1246 a s s i gn S739 = S639 ^ C738 ;
1247 a s s i gn C739 = S639 & C738 ;
1248 a s s i gn S740 = S640 ^ C739 ;
1249 a s s i gn C740 = S640 & C739 ;
1250 a s s i gn S741 = S641 ^ C740 ;
1251 a s s i gn C741 = S641 & C740 ;
1252 a s s i gn S742 = S642 ^ C741 ;
1253 a s s i gn C742 = S642 & C741 ;
1254 a s s i gn S743 = S643 ^ C742 ;
1255 a s s i gn C743 = S643 & C742 ;
1256 a s s i gn S744 = S644 ^ C743 ;
1257 a s s i gn C744 = S644 & C743 ;
1258 a s s i gn S745 = C644 ^ C744 ;
1259 a s s i gn C745 = C644 & C744 ;
1260
1261 // Eighth Stage
1262
1263 a s s i gn S822 = S722 ^ C721 ;
1264 a s s i gn C822 = S722 & C721 ;
1265 a s s i gn S823 = S723 ^ C722 ^ C822 ;
1266 a s s i gn C823 = ( S723 & C722 ) | (C722 & C822 ) | ( S723 & C822 ) ;
1267 a s s i gn S824 = S724 ^ C723 ^ C823 ;
1268 a s s i gn C824 = ( S724 & C723 ) | (C723 & C823 ) | ( S724 & C823 ) ;
1269 a s s i gn S825 = S725 ^ C724 ^ C824 ;
1270 a s s i gn C825 = ( S725 & C724 ) | (C724 & C824 ) | ( S725 & C824 ) ;
1271 a s s i gn S826 = S726 ^ C725 ^ C825 ;
1272 a s s i gn C826 = ( S726 & C725 ) | (C725 & C825 ) | ( S726 & C825 ) ;
1273 a s s i gn S827 = S727 ^ C726 ^ C826 ;
1274 a s s i gn C827 = ( S727 & C726 ) | (C726 & C826 ) | ( S727 & C826 ) ;
1275 a s s i gn S828 = S728 ^ C727 ^ C827 ;
1276 a s s i gn C828 = ( S728 & C727 ) | (C727 & C827 ) | ( S728 & C827 ) ;
1277 a s s i gn S829 = S729 ^ C828 ;
1278 a s s i gn C829 = S729 & C828 ;
1279 a s s i gn S830 = S730 ^ C829 ;
1280 a s s i gn C830 = S730 & C829 ;
1281 a s s i gn S831 = S731 ^ C830 ;
1282 a s s i gn C831 = S731 & C830 ;
1283 a s s i gn S832 = S732 ^ C831 ;
1284 a s s i gn C832 = S732 & C831 ;
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1285 a s s i gn S833 = S733 ^ C832 ;
1286 a s s i gn C833 = S733 & C832 ;
1287 a s s i gn S834 = S734 ^ C833 ;
1288 a s s i gn C834 = S734 & C833 ;
1289 a s s i gn S835 = S735 ^ C834 ;
1290 a s s i gn C835 = S735 & C834 ;
1291 a s s i gn S836 = S736 ^ C835 ;
1292 a s s i gn C836 = S736 & C835 ;
1293 a s s i gn S837 = S737 ^ C836 ;
1294 a s s i gn C837 = S737 & C836 ;
1295 a s s i gn S838 = S738 ^ C837 ^ C4137_inst ;
1296 a s s i gn C838 = ( S738 & C837 ) | (C837 & C4137_inst ) | ( S738 &
C4137_inst ) ;
1297 a s s i gn S839 = S739 ^ C838 ;
1298 a s s i gn C839 = S739 & C838 ;
1299 a s s i gn S840 = S740 ^ C839 ^ C3139_inst ;
1300 a s s i gn C840 = ( S740 & C839 ) | (C839 & C3139_inst ) | ( S740 &
C3139_inst ) ;
1301 a s s i gn S841 = S741 ^ C840 ;
1302 a s s i gn C841 = S741 & C840 ;
1303 a s s i gn S842 = S742 ^ C841 ;
1304 a s s i gn C842 = S742 & C841 ;
1305 a s s i gn S843 = S743 ^ C842 ;
1306 a s s i gn C843 = S743 & C842 ;
1307 a s s i gn S844 = S744 ^ C843 ;
1308 a s s i gn C844 = S744 & C843 ;
1309 a s s i gn S845 = S745 ^ C844 ^ C3144_inst ;
1310 a s s i gn C845 = ( S745 & C844 ) | (C844 & C3144_inst ) | ( S745 &
C3144_inst ) ;
1311
1312 // Nineth Stage
1313
1314 a s s i gn S923 = S823 ^ P23 [ 2 3 ] ^ P0 [ 2 3 ] ;
1315 a s s i gn C923_inst = ( S823 & P23 [ 2 3 ] ) | (P23 [ 2 3 ] & P0 [ 2 3 ] ) | ( S823
& P0 [ 2 3 ] ) ;
1316 a s s i gn S924 = S824 ^ P23 [ 2 4 ] ^ P1 [ 2 4 ] ;
1317 a s s i gn C924_inst = ( S824 & P23 [ 2 4 ] ) | (P23 [ 2 4 ] & P1 [ 2 4 ] ) | ( S824
& P1 [ 2 4 ] ) ;
1318 a s s i gn S925 = S825 ^ P23 [ 2 5 ] ^ P2 [ 2 5 ] ;
1319 a s s i gn C925_inst = ( S825 & P23 [ 2 5 ] ) | (P23 [ 2 5 ] & P2 [ 2 5 ] ) | ( S825
& P2 [ 2 5 ] ) ;
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1320 a s s i gn S926 = S826 ^ P23 [ 2 6 ] ^ P3 [ 2 6 ] ;
1321 a s s i gn C926_inst = ( S826 & P23 [ 2 6 ] ) | (P23 [ 2 6 ] & P3 [ 2 6 ] ) | ( S826
& P3 [ 2 6 ] ) ;
1322 a s s i gn S927 = S827 ^ P23 [ 2 7 ] ^ P4 [ 2 7 ] ;
1323 a s s i gn C927_inst = ( S827 & P23 [ 2 7 ] ) | (P23 [ 2 7 ] & P4 [ 2 7 ] ) | ( S827
& P4 [ 2 7 ] ) ;
1324 a s s i gn S928 = S828 ^ P23 [ 2 8 ] ^ P5 [ 2 8 ] ;
1325 a s s i gn C928_inst = ( S828 & P23 [ 2 8 ] ) | (P23 [ 2 8 ] & P5 [ 2 8 ] ) | ( S828
& P5 [ 2 8 ] ) ;
1326 a s s i gn S929 = S829 ^ P23 [ 2 9 ] ^ P6 [ 2 9 ] ;
1327 a s s i gn C929_inst = ( S829 & P23 [ 2 9 ] ) | (P23 [ 2 9 ] & P6 [ 2 9 ] ) | ( S829
& P6 [ 2 9 ] ) ;
1328 a s s i gn S930 = S830 ^ P23 [ 3 0 ] ^ P7 [ 3 0 ] ;
1329 a s s i gn C930_inst = ( S830 & P23 [ 3 0 ] ) | (P23 [ 3 0 ] & P7 [ 3 0 ] ) | ( S830
& P7 [ 3 0 ] ) ;
1330 a s s i gn S931 = S831 ^ P23 [ 3 1 ] ^ P8 [ 3 1 ] ;
1331 a s s i gn C931_inst = ( S831 & P23 [ 3 1 ] ) | (P23 [ 3 1 ] & P8 [ 3 1 ] ) | ( S831
& P8 [ 3 1 ] ) ;
1332 a s s i gn S932 = S832 ^ P23 [ 3 2 ] ^ P9 [ 3 2 ] ;
1333 a s s i gn C932_inst = ( S832 & P23 [ 3 2 ] ) | (P23 [ 3 2 ] & P9 [ 3 2 ] ) | ( S832
& P9 [ 3 2 ] ) ;
1334 a s s i gn S933 = S833 ^ P23 [ 3 3 ] ^ P10 [ 3 3 ] ;
1335 a s s i gn C933_inst = ( S833 & P23 [ 3 3 ] ) | (P23 [ 3 3 ] & P10 [ 3 3 ] ) | ( S833
& P10 [ 3 3 ] ) ;
1336 a s s i gn S934 = S834 ^ P23 [ 3 4 ] ^ P11 [ 3 4 ] ;
1337 a s s i gn C934_inst = ( S834 & P23 [ 3 4 ] ) | (P23 [ 3 4 ] & P11 [ 3 4 ] ) | ( S834
& P11 [ 3 4 ] ) ;
1338 a s s i gn S935 = S835 ^ P23 [ 3 5 ] ^ P12 [ 3 5 ] ;
1339 a s s i gn C935_inst = ( S835 & P23 [ 3 5 ] ) | (P23 [ 3 5 ] & P12 [ 3 5 ] ) | ( S835
& P12 [ 3 5 ] ) ;
1340 a s s i gn S936 = S836 ^ P23 [ 3 6 ] ^ P13 [ 3 6 ] ;
1341 a s s i gn C936_inst = ( S836 & P23 [ 3 6 ] ) | (P23 [ 3 6 ] & P13 [ 3 6 ] ) | ( S836
& P13 [ 3 6 ] ) ;
1342 a s s i gn S937 = S837 ^ P23 [ 3 7 ] ^ P14 [ 3 7 ] ;
1343 a s s i gn C937_inst = ( S837 & P23 [ 3 7 ] ) | (P23 [ 3 7 ] & P14 [ 3 7 ] ) | ( S837
& P14 [ 3 7 ] ) ;
1344 a s s i gn S938 = S838 ^ P23 [ 3 8 ] ^ P15 [ 3 8 ] ;
1345 a s s i gn C938_inst = ( S838 & P23 [ 3 8 ] ) | (P23 [ 3 8 ] & P15 [ 3 8 ] ) | ( S838
& P15 [ 3 8 ] ) ;
1346 a s s i gn S939 = S839 ^ P23 [ 3 9 ] ^ P16 [ 3 9 ] ;
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1347 a s s i gn C939_inst = ( S839 & P23 [ 3 9 ] ) | (P23 [ 3 9 ] & P16 [ 3 9 ] ) | ( S839
& P16 [ 3 9 ] ) ;
1348 a s s i gn S940 = S840 ^ P23 [ 4 0 ] ^ P17 [ 4 0 ] ;
1349 a s s i gn C940_inst = ( S840 & P23 [ 4 0 ] ) | (P23 [ 4 0 ] & P17 [ 4 0 ] ) | ( S840
& P17 [ 4 0 ] ) ;
1350 a s s i gn S941 = S841 ^ P23 [ 4 1 ] ^ P18 [ 4 1 ] ;
1351 a s s i gn C941_inst = ( S841 & P23 [ 4 1 ] ) | (P23 [ 4 1 ] & P18 [ 4 1 ] ) | ( S841
& P18 [ 4 1 ] ) ;
1352 a s s i gn S942 = S842 ^ P23 [ 4 2 ] ^ P19 [ 4 2 ] ;
1353 a s s i gn C942_inst = ( S842 & P23 [ 4 2 ] ) | (P23 [ 4 2 ] & P19 [ 4 2 ] ) | ( S842
& P19 [ 4 2 ] ) ;
1354 a s s i gn S943 = S843 ^ P23 [ 4 3 ] ^ P20 [ 4 3 ] ;
1355 a s s i gn C943_inst = ( S843 & P23 [ 4 3 ] ) | (P23 [ 4 3 ] & P20 [ 4 3 ] ) | ( S843
& P20 [ 4 3 ] ) ;
1356 a s s i gn S944 = S844 ^ P23 [ 4 4 ] ^ P21 [ 4 4 ] ;
1357 a s s i gn C944_inst = ( S844 & P23 [ 4 4 ] ) | (P23 [ 4 4 ] & P21 [ 4 4 ] ) | ( S844
& P21 [ 4 4 ] ) ;
1358 a s s i gn S945 = S845 ^ P23 [ 4 5 ] ^ P22 [ 4 5 ] ;
1359 a s s i gn C945_inst = ( S845 & P23 [ 4 5 ] ) | (P23 [ 4 5 ] & P22 [ 4 5 ] ) | ( S845
& P22 [ 4 5 ] ) ;
1360 a s s i gn S946 = C845 ^ C745 ^ P23 [ 4 6 ] ;
1361 a s s i gn C946_inst = (C845 & C745 ) | (C745 & P23 [ 4 6 ] ) | (C845 & P23




1365 a s s i gn S1024 = S924 ^ C923_inst ;
1366 a s s i gn C1024_inst = S924 & C923_inst ;
1367 a s s i gn S1025 = S925 ^ C924_inst ^ C1024_inst ;
1368 a s s i gn C1025_inst = ( S925 & C924_inst ) | ( C924_inst & C1024_inst )
| ( S925 & C1024_inst ) ;
1369 a s s i gn S1026 = S926 ^ C925_inst ^ C1025_inst ;
1370 a s s i gn C1026_inst = ( S926 & C925_inst ) | ( C925_inst & C1025_inst )
| ( S926 & C1025_inst ) ;
1371 a s s i gn S1027 = S927 ^ C926_inst ^ C1026_inst ;
1372 a s s i gn C1027_inst = ( S927 & C926_inst ) | ( C926_inst & C1026_inst )
| ( S927 & C1026_inst ) ;
1373 a s s i gn S1028 = S928 ^ C927_inst ^ C1027_inst ;
1374 a s s i gn C1028_inst = ( S928 & C927_inst ) | ( C927_inst & C1027_inst )
| ( S928 & C1027_inst ) ;
1375 a s s i gn S1029 = S929 ^ C928_inst ^ C1028_inst ;
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1376 a s s i gn C1029_inst = ( S929 & C928_inst ) | ( C928_inst & C1028_inst )
| ( S929 & C1028_inst ) ;
1377 a s s i gn S1030 = S930 ^ C929_inst ^ C1029_inst ;
1378 a s s i gn C1030_inst = ( S930 & C929_inst ) | ( C929_inst & C1029_inst )
| ( S930 & C1029_inst ) ;
1379 a s s i gn S1031 = S931 ^ C930_inst ^ C1030_inst ;
1380 a s s i gn C1031_inst = ( S931 & C930_inst ) | ( C930_inst & C1030_inst )
| ( S931 & C1030_inst ) ;
1381 a s s i gn S1032 = S932 ^ C931_inst ^ C1031_inst ;
1382 a s s i gn C1032_inst = ( S932 & C931_inst ) | ( C931_inst & C1031_inst )
| ( S932 & C1031_inst ) ;
1383 a s s i gn S1033 = S933 ^ C932_inst ^ C1032_inst ;
1384 a s s i gn C1033_inst = ( S933 & C932_inst ) | ( C932_inst & C1032_inst )
| ( S933 & C1032_inst ) ;
1385 a s s i gn S1034 = S934 ^ C933_inst ^ C1033_inst ;
1386 a s s i gn C1034_inst = ( S934 & C933_inst ) | ( C933_inst & C1033_inst )
| ( S934 & C1033_inst ) ;
1387 a s s i gn S1035 = S935 ^ C934_inst ^ C1034_inst ;
1388 a s s i gn C1035_inst = ( S935 & C934_inst ) | ( C934_inst & C1034_inst )
| ( S935 & C1034_inst ) ;
1389 a s s i gn S1036 = S936 ^ C935_inst ^ C1035_inst ;
1390 a s s i gn C1036_inst = ( S936 & C935_inst ) | ( C935_inst & C1035_inst )
| ( S936 & C1035_inst ) ;
1391 a s s i gn S1037 = S937 ^ C936_inst ^ C1036_inst ;
1392 a s s i gn C1037_inst = ( S937 & C936_inst ) | ( C936_inst & C1036_inst )
| ( S937 & C1036_inst ) ;
1393 a s s i gn S1038 = S938 ^ C937_inst ^ C1037_inst ;
1394 a s s i gn C1038_inst = ( S938 & C937_inst ) | ( C937_inst & C1037_inst )
| ( S938 & C1037_inst ) ;
1395 a s s i gn S1039 = S939 ^ C938_inst ^ C1038_inst ;
1396 a s s i gn C1039_inst = ( S939 & C938_inst ) | ( C938_inst & C1038_inst )
| ( S939 & C1038_inst ) ;
1397 a s s i gn S1040 = S940 ^ C939_inst ^ C1039_inst ;
1398 a s s i gn C1040_inst = ( S940 & C939_inst ) | ( C939_inst & C1039_inst )
| ( S940 & C1039_inst ) ;
1399 a s s i gn S1041 = S941 ^ C940_inst ^ C1040_inst ;
1400 a s s i gn C1041_inst = ( S941 & C940_inst ) | ( C940_inst & C1040_inst )
| ( S941 & C1040_inst ) ;
1401 a s s i gn S1042 = S942 ^ C941_inst ^ C1041_inst ;
1402 a s s i gn C1042_inst = ( S942 & C941_inst ) | ( C941_inst & C1041_inst )
| ( S942 & C1041_inst ) ;
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1403 a s s i gn S1043 = S943 ^ C942_inst ^ C1042_inst ;
1404 a s s i gn C1043_inst = ( S943 & C942_inst ) | ( C942_inst & C1042_inst )
| ( S943 & C1042_inst ) ;
1405 a s s i gn S1044 = S944 ^ C943_inst ^ C1043_inst ;
1406 a s s i gn C1044_inst = ( S944 & C943_inst ) | ( C943_inst & C1043_inst )
| ( S944 & C1043_inst ) ;
1407 a s s i gn S1045 = S945 ^ C944_inst ^ C1044_inst ;
1408 a s s i gn C1045_inst = ( S945 & C944_inst ) | ( C944_inst & C1044_inst )
| ( S945 & C1044_inst ) ;
1409 a s s i gn S1046 = S946 ^ C945_inst ^ C1045_inst ;
1410 a s s i gn C1046_inst = ( S946 & C945_inst ) | ( C945_inst & C1045_inst )
| ( S946 & C1045_inst ) ;
1411 a s s i gn S1047 = C946_inst ^ C1046_inst ;
1412 a s s i gn C1047_inst = C946_inst & C1046_inst ;
1413
1414 endmodule // mvk_mult
I.4 Floating Point Subtractor
1 module mvk_sub (
2 r e s e t ,











14 r e s e t , // system r e s e t
15 c l k ; // system c lo ck
16
17 input
18 scan_in0 , // t e s t scan mode data input
19 scan_en , // t e s t scan mode enable
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20 test_mode ; // t e s t mode s e l e c t
21
22 output
23 scan_out0 ; // t e s t scan mode data output
24
25 input
26 [ 3 1 : 0 ] input_a ;
27
28 input
29 [ 3 1 : 0 ] input_b ;
30
31 output reg
32 [ 3 1 : 0 ] output_z ;
33
34 reg
35 [ 3 1 : 0 ] z_8 ;
36 reg
37 [ 2 6 : 0 ] a_m_1, a_m_2, b_m_1, b_m_2;
38
39 reg
40 [ 2 3 : 0 ] z_m_7, z_m_6, z_m_5, z_m_4;
41 reg








48 guard_6 , guard_5 , guard_4 , round_bit_6 , round_bit_5 ,
round_bit_4 , sticky_6 , sticky_5 , st icky_4 ;
49
50 reg
51 [ 2 7 : 0 ] sum_3 ;
52
53 reg
54 [ 8 : 0 ] abc ;
55
56 reg
57 [ 8 : 0 ] xyz ;
I.4 Floating Point Subtractor I-93
58
59 reg stall_mc10 , stall_mc1 , stall_mc2 , stall_mc3 , stall_mc4 ,
stall_mc5 , stall_mc6 , stall_mc7 , stall_mc8 , stal l_mc9 ;
60
61 always @( posedge c l k or posedge r e s e t )
62 begin
63 i f ( r e s e t == 1)
64 begin
65 output_z <= 32 ' h0000_0000 ;
66 abc = 0 ;
67 xyz = 0 ;
68 stal l_mc1 = 1 ' b1 ;
69 stal l_mc2 = 1 ' b0 ;
70 stal l_mc3 = 1 ' b0 ;
71 stal l_mc4 = 1 ' b0 ;
72 stal l_mc5 = 1 ' b0 ;
73 stal l_mc6 = 1 ' b0 ;
74 stal l_mc7 = 1 ' b0 ;
75 stal l_mc8 = 1 ' b0 ;
76 stal l_mc9 = 1 ' b0 ;
77 stal l_mc10 = 1 ' b0 ;
78 a_m_1 <= 0 ;
79 b_m_1 <= 0 ;
80 a_e_1 <= 0 ;
81 b_e_1 <= 0 ;
82 a_s_1 <= 0 ;
83 b_s_1 <= 0 ;
84 a_m_1[ 2 6 ] <= 0 ;
85 end
86
87 e l s e
88 begin
89
90 i f ( stal l_mc9 == 1 ' b1 )
91 begin
92 output_z <= z_8 ;
93 end
94 e l s e
95 begin
96 stal l_mc10 = 1 ' b1 ;
97 end
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98
99 i f ( stal l_mc8 == 1 ' b1 )
100 begin
101 z_8 [22 : 0 ] <= z_m_7 [ 2 2 : 0 ] ;
102 z_8 [30 : 23 ] <= z_e_7 [ 7 : 0 ] + 127 ;
103 z_8 [ 3 1 ] <= z_s_7 ;
104 i f ( $s igned (z_e_7) == −126 && z_m_7[ 2 3 ] == 0)
105 begin
106 z_8 [30 : 23 ] <= 0 ;
107 end
108 // i f over f l ow occurs , r e turn i n f
109 i f ( $s igned (z_e_7) > 127)
110 begin
111 z_8 [22 : 0 ] <= 0 ;
112 z_8 [30 : 23 ] <= 255 ;
113 z_8 [ 3 1 ] <= z_s_7 ;
114 end
115 stal l_mc9 = 1 ' b1 ;
116 end
117
118 i f ( stal l_mc7 == 1 ' b1 )
119 begin
120 i f ( guard_6 && ( round_bit_6 | st icky_6 | z_m_6 [ 0 ] ) )
121 begin
122 z_m_7 <= z_m_6 + 1 ;
123 i f (z_m_6 == 24 ' h f f f f f f )
124 begin
125 z_e_7 <=z_e_6 + 1 ;
126 end
127 e l s e
128 begin
129 z_e_7 <= z_e_6 ;
130 end
131 end
132 e l s e
133 begin
134 z_m_7 <= z_m_6;
135 z_s_7 <= z_s_6 ;
136 z_e_7 <= z_e_6 ;
137 end
138 z_s_7 <= z_s_6 ;
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139 stal l_mc8 = 1 ' b1 ;
140 end
141
142 i f ( stal l_mc6 == 1 ' b1 )
143 begin
144 i f ( $s igned (z_e_5) < −126)
145 begin
146 xyz = −126 − $s igned (z_e_5) ;
147 case ( xyz )
148 1 :
149 begin
150 z_e_6 <= z_e_5 + 1 ;
151 z_m_6 <= z_m_5 >> 1 ;
152 guard_6 <= z_m_5 [ 0 ] ;
153 round_bit_6 <= guard_5 ;




158 z_e_6 <= z_e_5 + 2 ;
159 z_m_6 <= z_m_5 >> 2 ;
160 guard_6 <= z_m_5 [ 1 ] ;
161 round_bit_6 <= z_m_5 [ 0 ] ;




166 z_e_6 <= z_e_5 + 3 ;
167 z_m_6 <= z_m_5 >> 3 ;
168 guard_6 <= z_m_5 [ 2 ] ;
169 round_bit_6 <= z_m_5 [ 1 ] ;




174 z_e_6 <= z_e_5 + 4 ;
175 z_m_6 <= z_m_5 >> 4 ;
176 guard_6 <= z_m_5 [ 3 ] ;
177 round_bit_6 <= z_m_5 [ 2 ] ;
178 st icky_6 <= sticky_5 | z_m_5 [ 3 ] ;
179 end
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180 5 :
181 begin
182 z_e_6 <= z_e_5 + 5 ;
183 z_m_6 <= z_m_5 >> 5 ;
184 guard_6 <= z_m_5 [ 4 ] ;
185 round_bit_6 <= z_m_5 [ 3 ] ;




190 z_e_6 <= z_e_5 + 6 ;
191 z_m_6 <= z_m_5 >> 6 ;
192 guard_6 <= z_m_5 [ 5 ] ;
193 round_bit_6 <= z_m_5 [ 4 ] ;




198 z_e_6 <= z_e_5 + 7 ;
199 z_m_6 <= z_m_5 >> 7 ;
200 guard_6 <= z_m_5 [ 6 ] ;
201 round_bit_6 <= z_m_5 [ 5 ] ;




206 z_e_6 <= z_e_5 + 8 ;
207 z_m_6 <= z_m_5 >> 8 ;
208 guard_6 <= z_m_5 [ 7 ] ;
209 round_bit_6 <= z_m_5 [ 6 ] ;




214 z_e_6 <= z_e_5 + 9 ;
215 z_m_6 <= z_m_5 >> 9 ;
216 guard_6 <= z_m_5 [ 8 ] ;
217 round_bit_6 <= z_m_5 [ 7 ] ;
218 st icky_6 <= sticky_5 | z_m_5 [ 8 ] ;
219 end
220 10 :
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221 begin
222 z_e_6 <= z_e_5 + 10 ;
223 z_m_6 <= z_m_5 >> 10 ;
224 guard_6 <= z_m_5 [ 9 ] ;
225 round_bit_6 <= z_m_5 [ 8 ] ;




230 z_e_6 <= z_e_5 + 11 ;
231 z_m_6 <= z_m_5 >> 11 ;
232 guard_6 <= z_m_5 [ 1 0 ] ;
233 round_bit_6 <= z_m_5 [ 9 ] ;




238 z_e_6 <= z_e_5 + 12 ;
239 z_m_6 <= z_m_5 >> 12 ;
240 guard_6 <= z_m_5 [ 1 1 ] ;
241 round_bit_6 <= z_m_5 [ 1 0 ] ;




246 z_e_6 <= z_e_5 + 13 ;
247 z_m_6 <= z_m_5 >> 13 ;
248 guard_6 <= z_m_5 [ 1 2 ] ;
249 round_bit_6 <= z_m_5 [ 1 1 ] ;




254 z_e_6 <= z_e_5 + 14 ;
255 z_m_6 <= z_m_5 >> 14 ;
256 guard_6 <= z_m_5 [ 1 3 ] ;
257 round_bit_6 <= z_m_5 [ 1 2 ] ;
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262 z_e_6 <= z_e_5 + 15 ;
263 z_m_6 <= z_m_5 >> 15 ;
264 guard_6 <= z_m_5 [ 1 4 ] ;
265 round_bit_6 <= z_m_5 [ 1 3 ] ;




270 z_e_6 <= z_e_5 + 16 ;
271 z_m_6 <= z_m_5 >> 16 ;
272 guard_6 <= z_m_5 [ 1 5 ] ;
273 round_bit_6 <= z_m_5 [ 1 4 ] ;




278 z_e_6 <= z_e_5 + 17 ;
279 z_m_6 <= z_m_5 >> 17 ;
280 guard_6 <= z_m_5 [ 1 6 ] ;
281 round_bit_6 <= z_m_5 [ 1 5 ] ;




286 z_e_6 <= z_e_5 + 18 ;
287 z_m_6 <= z_m_5 >> 18 ;
288 guard_6 <= z_m_5 [ 1 7 ] ;
289 round_bit_6 <= z_m_5 [ 1 6 ] ;




294 z_e_6 <= z_e_5 + 19 ;
295 z_m_6 <= z_m_5 >> 19 ;
296 guard_6 <= z_m_5 [ 1 8 ] ;
297 round_bit_6 <= z_m_5 [ 1 7 ] ;




302 z_e_6 <= z_e_5 + 20 ;
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303 z_m_6 <= z_m_5 >> 20 ;
304 guard_6 <= z_m_5 [ 1 9 ] ;
305 round_bit_6 <= z_m_5 [ 1 8 ] ;




310 z_e_6 <= z_e_5 + 21 ;
311 z_m_6 <= z_m_5 >> 21 ;
312 guard_6 <= z_m_5 [ 2 0 ] ;
313 round_bit_6 <= z_m_5 [ 1 9 ] ;




318 z_e_6 <= z_e_5 + 22 ;
319 z_m_6 <= z_m_5 >> 22 ;
320 guard_6 <= z_m_5 [ 2 1 ] ;
321 round_bit_6 <= z_m_5 [ 2 0 ] ;




326 z_e_6 <= z_e_5 + 23 ;
327 z_m_6 <= z_m_5 >> 23 ;
328 guard_6 <= z_m_5 [ 2 2 ] ;
329 round_bit_6 <= z_m_5 [ 2 1 ] ;
330 st icky_6 <= sticky_5 | z_m_5 [ 2 2 ] ;
331 end
332 endcase
333 z_s_6 <= z_s_5 ;
334 stal l_mc7 = 1 ' b1 ;
335 end
336 e l s e
337 begin
338 z_e_6 <= z_e_5 ;
339 z_m_6 <= z_m_5;
340 guard_6 <= guard_5 ;
341 round_bit_6 <= round_bit_5 ;
342 st icky_6 <= sticky_5 ;
343 z_s_6 <= z_s_5 ;
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348 i f ( stal l_mc5 == 1 ' b1 )
349 begin
350 casex (z_m_4)
351 24 'b1xxx_xxxx_xxxx_xxxx_xxxx_xxxx :
352 begin
353 z_m_5 <= z_m_4;
354 z_e_5 <= z_e_4 ;
355 z_m_5 [ 0 ] <= z_m_4 [ 0 ] ;
356 guard_5 <= guard_4 ;
357 round_bit_5 <= round_bit_4 ;
358 z_s_5 <= z_s_4 ;
359 st icky_5 <= sticky_4 ;
360 stal l_mc6 = 1 ' b1 ;
361 end
362 24 'b01xx_xxxx_xxxx_xxxx_xxxx_xxxx :
363 begin
364 z_m_5 <= z_m_4 << 1 ;
365 z_e_5 <= z_e_4 − 1 ;
366 z_m_5 [ 0 ] <= guard_4 ;
367 guard_5 <= round_bit_4 ;
368 round_bit_5 <= 0 ;
369 end
370 24 'b001x_xxxx_xxxx_xxxx_xxxx_xxxx :
371 begin
372 z_m_5 <= z_m_4 << 2 ;
373 z_e_5 <= z_e_4 − 2 ;
374 z_m_5 [ 0 ] <= round_bit_4 ;
375 guard_5 <= 0 ;
376 round_bit_5 <= 0 ;
377 end
378 24 'b0001_xxxx_xxxx_xxxx_xxxx_xxxx :
379 begin
380 z_m_5 <= z_m_4 << 3 ;
381 z_e_5 <= z_e_4 − 3 ;
382 z_m_5 [ 0 ] <= 0 ;
383 guard_5 <= 0 ;
384 round_bit_5 <= 0 ;
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385 end
386 24 'b0000_1xxx_xxxx_xxxx_xxxx_xxxx :
387 begin
388 z_m_5 <= z_m_4 << 4 ;
389 z_e_5 <= z_e_4 − 4 ;
390 z_m_5 [ 0 ] <= 0 ;
391 guard_5 <= 0 ;
392 round_bit_5 <= 0 ;
393 end
394 24 ' b0000_01xx_xxxx_xxxx_xxxx_xxxx :
395 begin
396 z_m_5 <= z_m_4 << 5 ;
397 z_e_5 <= z_e_4 − 5 ;
398 z_m_5 [ 0 ] <= 0 ;
399 guard_5 <= 0 ;
400 round_bit_5 <= 0 ;
401 end
402 24 ' b0000_001x_xxxx_xxxx_xxxx_xxxx :
403 begin
404 z_m_5 <= z_m_4 << 6 ;
405 z_e_5 <= z_e_4 − 6 ;
406 z_m_5 [ 0 ] <= 0 ;
407 guard_5 <= 0 ;
408 round_bit_5 <= 0 ;
409 end
410 24 ' b0000_0001_xxxx_xxxx_xxxx_xxxx :
411 begin
412 z_m_5 <= z_m_4 << 7 ;
413 z_e_5 <= z_e_4 − 7 ;
414 z_m_5 [ 0 ] <= 0 ;
415 guard_5 <= 0 ;
416 round_bit_5 <= 0 ;
417 end
418 24 ' b0000_0000_1xxx_xxxx_xxxx_xxxx :
419 begin
420 z_m_5 <= z_m_4 << 8 ;
421 z_e_5 <= z_e_4 − 8 ;
422 z_m_5 [ 0 ] <= 0 ;
423 guard_5 <= 0 ;
424 round_bit_5 <= 0 ;
425 end
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426 24 ' b0000_0000_01xx_xxxx_xxxx_xxxx :
427 begin
428 z_m_5 <= z_m_4 << 9 ;
429 z_e_5 <= z_e_4 − 9 ;
430 z_m_5 [ 0 ] <= 0 ;
431 guard_5 <= 0 ;
432 round_bit_5 <= 0 ;
433 end
434 24 ' b0000_0000_001x_xxxx_xxxx_xxxx :
435 begin
436 z_m_5 <= z_m_4 << 10 ;
437 z_e_5 <= z_e_4 − 10 ;
438 z_m_5 [ 0 ] <= 0 ;
439 guard_5 <= 0 ;
440 round_bit_5 <= 0 ;
441 end
442 24 ' b0000_0000_0001_xxxx_xxxx_xxxx :
443 begin
444 z_m_5 <= z_m_4 << 11 ;
445 z_e_5 <= z_e_4 − 11 ;
446 z_m_5 [ 0 ] <= 0 ;
447 guard_5 <= 0 ;
448 round_bit_5 <= 0 ;
449 end
450 24 ' b0000_0000_0000_1xxx_xxxx_xxxx :
451 begin
452 z_m_5 <= z_m_4 << 12 ;
453 z_e_5 <= z_e_4 − 12 ;
454 z_m_5 [ 0 ] <= 0 ;
455 guard_5 <= 0 ;
456 round_bit_5 <= 0 ;
457 end
458 24 ' b0000_0000_0000_01xx_xxxx_xxxx :
459 begin
460 z_m_5 <= z_m_4 << 13 ;
461 z_e_5 <= z_e_4 − 13 ;
462 z_m_5 [ 0 ] <= 0 ;
463 guard_5 <= 0 ;
464 round_bit_5 <= 0 ;
465 end
466 24 ' b0000_0000_0000_001x_xxxx_xxxx :
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467 begin
468 z_m_5 <= z_m_4 << 14 ;
469 z_e_5 <= z_e_4 − 14 ;
470 z_m_5 [ 0 ] <= 0 ;
471 guard_5 <= 0 ;
472 round_bit_5 <= 0 ;
473 end
474 24 ' b0000_0000_0000_0001_xxxx_xxxx :
475 begin
476 z_m_5 <= z_m_4 << 15 ;
477 z_e_5 <= z_e_4 − 15 ;
478 z_m_5 [ 0 ] <= 0 ;
479 guard_5 <= 0 ;
480 round_bit_5 <= 0 ;
481 end
482 24 ' b0000_0000_0000_0000_1xxx_xxxx :
483 begin
484 z_m_5 <= z_m_4 << 16 ;
485 z_e_5 <= z_e_4 − 16 ;
486 z_m_5 [ 0 ] <= 0 ;
487 guard_5 <= 0 ;
488 round_bit_5 <= 0 ;
489 end
490 24 ' b0000_0000_0000_0000_01xx_xxxx :
491 begin
492 z_m_5 <= z_m_4 << 17 ;
493 z_e_5 <= z_e_4 − 17 ;
494 z_m_5 [ 0 ] <= 0 ;
495 guard_5 <= 0 ;
496 round_bit_5 <= 0 ;
497 end
498 24 ' b0000_0000_0000_0000_001x_xxxx :
499 begin
500 z_m_5 <= z_m_4 << 18 ;
501 z_e_5 <= z_e_4 − 18 ;
502 z_m_5 [ 0 ] <= 0 ;
503 guard_5 <= 0 ;
504 round_bit_5 <= 0 ;
505 end
506 24 ' b0000_0000_0000_0000_0001_xxxx :
507 begin
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508 z_m_5 <= z_m_4 << 19 ;
509 z_e_5 <= z_e_4 − 19 ;
510 z_m_5 [ 0 ] <= 0 ;
511 guard_5 <= 0 ;
512 round_bit_5 <= 0 ;
513 end
514 24 ' b0000_0000_0000_0000_0000_1xxx :
515 begin
516 z_m_5 <= z_m_4 << 20 ;
517 z_e_5 <= z_e_4 − 20 ;
518 z_m_5 [ 0 ] <= 0 ;
519 guard_5 <= 0 ;
520 round_bit_5 <= 0 ;
521 end
522 24 ' b0000_0000_0000_0000_0000_01xx :
523 begin
524 z_m_5 <= z_m_4 << 21 ;
525 z_e_5 <= z_e_4 − 21 ;
526 z_m_5 [ 0 ] <= 0 ;
527 guard_5 <= 0 ;
528 round_bit_5 <= 0 ;
529 end
530 24 ' b0000_0000_0000_0000_0000_001x :
531 begin
532 z_m_5 <= z_m_4 << 22 ;
533 z_e_5 <= z_e_4 − 22 ;
534 z_m_5 [ 0 ] <= 0 ;
535 guard_5 <= 0 ;
536 round_bit_5 <= 0 ;
537 end
538 24 ' b0000_0000_0000_0000_0000_0001 :
539 begin
540 z_m_5 <= z_m_4 << 23 ;
541 z_e_5 <= z_e_4 − 23 ;
542 z_m_5 [ 0 ] <= 0 ;
543 guard_5 <= 0 ;
544 round_bit_5 <= 0 ;
545 end
546 endcase
547 z_s_5 <= z_s_4 ;
548 st icky_5 <= sticky_4 ;
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549 stal l_mc6 = 1 ' b1 ;
550 end
551
552 i f ( stal l_mc4 == 1 ' b1 )
553 begin
554 i f (sum_3 [ 2 7 ] )
555 begin
556 z_m_4 <= sum_3 [ 2 7 : 4 ] ;
557 guard_4 <= sum_3 [ 3 ] ;
558 round_bit_4 <= sum_3 [ 2 ] ;
559 st icky_4 <= sum_3 [ 1 ] | sum_3 [ 0 ] ;
560 z_e_4 <= z_e_3 + 1 ;
561 end
562 e l s e
563 begin
564 z_m_4 <= sum_3 [ 2 6 : 3 ] ;
565 z_e_4 <= z_e_3 ;
566 guard_4 <= sum_3 [ 2 ] ;
567 round_bit_4 <= sum_3 [ 1 ] ;
568 st icky_4 <= sum_3 [ 0 ] ;
569 end
570 z_s_4 <= z_s_3 ;
571 stal l_mc5 = 1 ' b1 ;
572 end
573
574 i f ( stal l_mc3 == 1 ' b1 )
575 begin
576 z_e_3 <= a_e_2 ;
577 i f (a_s_2 == b_s_2)
578 begin
579 sum_3 <= a_m_2 − b_m_2;
580 z_s_3 <= a_s_2 ;
581 end
582 e l s e
583 begin
584 i f (a_m_2 >= b_m_2)
585 begin
586 sum_3 <= a_m_2 − b_m_2;
587 z_s_3 <= a_s_2 ;
588 end
589 e l s e
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590 begin
591 sum_3 <= b_m_2 − a_m_2;




596 stal l_mc4 = 1 ' b1 ;
597 end
598
599 i f ( stal l_mc2 == 1 ' b1 )
600 begin
601 i f ( $s igned (a_e_1) > $s igned (b_e_1) )
602 begin
603 abc = a_e_1 − b_e_1 ;
604 case ( abc )
605 8 ' d1 : b_m_2 <= b_m_1 >> 1 ;
606 8 ' d2 : b_m_2 <= b_m_1 >> 2 ;
607 8 ' d3 : b_m_2 <= b_m_1 >> 3 ;
608 8 ' d4 : b_m_2 <= b_m_1 >> 4 ;
609 8 ' d5 : b_m_2 <= b_m_1 >> 5 ;
610 8 ' d6 : b_m_2 <= b_m_1 >> 6 ;
611 8 ' d7 : b_m_2 <= b_m_1 >> 7 ;
612 8 ' d8 : b_m_2 <= b_m_1 >> 8 ;
613 8 ' d9 : b_m_2 <= b_m_1 >> 9 ;
614 8 ' d10 : b_m_2 <= b_m_1 >> 10 ;
615 8 ' d11 : b_m_2 <= b_m_1 >> 11 ;
616 8 ' d12 : b_m_2 <= b_m_1 >> 12 ;
617 8 ' d13 : b_m_2 <= b_m_1 >> 13 ;
618 8 ' d14 : b_m_2 <= b_m_1 >> 14 ;
619 8 ' d15 : b_m_2 <= b_m_1 >> 15 ;
620 8 ' d16 : b_m_2 <= b_m_1 >> 16 ;
621 8 ' d17 : b_m_2 <= b_m_1 >> 17 ;
622 8 ' d18 : b_m_2 <= b_m_1 >> 18 ;
623 8 ' d19 : b_m_2 <= b_m_1 >> 19 ;
624 8 ' d20 : b_m_2 <= b_m_1 >> 20 ;
625 8 ' d21 : b_m_2 <= b_m_1 >> 21 ;
626 8 ' d22 : b_m_2 <= b_m_1 >> 22 ;
627 8 ' d23 : b_m_2 <= b_m_1 >> 23 ;
628 8 ' d24 : b_m_2 <= b_m_1 >> 24 ;
629 8 ' d25 : b_m_2 <= b_m_1 >> 25 ;
630 8 ' d26 : b_m_2 <= b_m_1 >> 26 ;
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631 d e f a u l t :
632 begin
633 b_m_2 <= 1 ;
634 b_e_2 <= a_e_1 ;
635 end
636 endcase
637 a_m_2 <= a_m_1;
638 b_e_2 <= a_e_1 ;
639 a_e_2 <= a_e_1 ;
640 stal l_mc3 = 1 ' b1 ;
641 end
642 e l s e i f ( $s igned (a_e_1) < $s igned (b_e_1) )
643 begin
644 abc = b_e_1 − a_e_1 ;
645 case ( abc )
646 8 ' d1 : a_m_2 <= a_m_1 >> 1 ;
647 8 ' d2 : a_m_2 <= a_m_1 >> 2 ;
648 8 ' d3 : a_m_2 <= a_m_1 >> 3 ;
649 8 ' d4 : a_m_2 <= a_m_1 >> 4 ;
650 8 ' d5 : a_m_2 <= a_m_1 >> 5 ;
651 8 ' d6 : a_m_2 <= a_m_1 >> 6 ;
652 8 ' d7 : a_m_2 <= a_m_1 >> 7 ;
653 8 ' d8 : a_m_2 <= a_m_1 >> 8 ;
654 8 ' d9 : a_m_2 <= a_m_1 >> 9 ;
655 8 ' d10 : a_m_2 <= a_m_1 >> 10 ;
656 8 ' d11 : a_m_2 <= a_m_1 >> 11 ;
657 8 ' d12 : a_m_2 <= a_m_1 >> 12 ;
658 8 ' d13 : a_m_2 <= a_m_1 >> 13 ;
659 8 ' d14 : a_m_2 <= a_m_1 >> 14 ;
660 8 ' d15 : a_m_2 <= a_m_1 >> 15 ;
661 8 ' d16 : a_m_2 <= a_m_1 >> 16 ;
662 8 ' d17 : a_m_2 <= a_m_1 >> 17 ;
663 8 ' d18 : a_m_2 <= a_m_1 >> 18 ;
664 8 ' d19 : a_m_2 <= a_m_1 >> 19 ;
665 8 ' d20 : a_m_2 <= a_m_1 >> 20 ;
666 8 ' d21 : a_m_2 <= a_m_1 >> 21 ;
667 8 ' d22 : a_m_2 <= a_m_1 >> 22 ;
668 8 ' d23 : a_m_2 <= a_m_1 >> 23 ;
669 8 ' d24 : a_m_2 <= a_m_1 >> 24 ;
670 8 ' d25 : a_m_2 <= a_m_1 >> 25 ;
671 8 ' d26 : a_m_2 <= a_m_1 >> 26 ;
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672 d e f a u l t :
673 begin
674 a_m_2 <= 1 ;
675 a_e_2 <= b_e_1 ;
676 end
677 endcase
678 b_m_2 <= b_m_1;
679 a_e_2 <= b_e_1 ;
680 b_e_2 <= b_e_1 ;
681 stal l_mc3 = 1 ' b1 ;
682 end
683 e l s e
684 begin
685 a_m_2 <= a_m_1;
686 b_m_2 <= b_m_1;
687 a_e_2 <= a_e_1 ;
688 b_e_2 <= b_e_1 ;
689 stal l_mc3 = 1 ' b1 ;
690 end
691 a_s_2 <= a_s_1 ;
692 b_s_2 <= b_s_1 ;
693 end
694
695 i f ( stal l_mc1 == 1 ' b1 )
696 begin
697 a_m_1 <= {input_a [22 : 0 ] , 3 ' d0 } ;
698 b_m_1 <= {input_b [22 : 0 ] , 3 ' d0 } ;
699 a_e_1 <= input_a [30 : 23 ] − 127 ;
700 b_e_1 <= input_b [30 : 23 ] − 127 ;
701 a_s_1 <= input_a [ 3 1 ] ;
702 b_s_1 <= input_b [ 3 1 ] ;
703 a_m_1[ 2 6 ] <= 1 ;
704
705 i f ( input_b [ 3 0 : 2 3 ] == 0)
706 begin
707 b_e_1 <= −126;
708 end
709 e l s e
710 begin
711 b_m_1[ 2 6 ] <= 1 ;
712 end
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1 module mvk_subtractor (
2 r e s e t ,











14 r e s e t , // system r e s e t
15 c l k ; // system c lo ck
16
17 input
18 scan_in0 , // t e s t scan mode data input
19 scan_en , // t e s t scan mode enable
20 test_mode ; // t e s t mode s e l e c t
21
22 output
23 scan_out0 ; // t e s t scan mode data output
24
25 input
26 [ 1 1 : 0 ] number_1 ;
27
28 input
29 [ 1 0 : 0 ] number_2 ;
30
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31 output
32 [ 3 1 : 0 ] answer ;
33
34 wire
35 [ 2 3 : 0 ] inverse_2 ;
36
37 wire
38 [ 2 3 : 0 ] sum ;
39
40 wire
41 [ 2 3 : 0 ] car ry ;
42
43 wire
44 [ 2 3 : 0 ] big_number ;
45
46 wire
47 [ 2 3 : 0 ] number_2_inverse ;
48
49 wire
50 [ 7 : 0 ] exponent ;
51
52 wire
53 [ 2 2 : 0 ]a_m;
54
55 // big number conta in s the yh part .
56 //The input number i s padded with 10 ' b0 at the end
57 a s s i gn big_number = {1 'b1 , number_1 [ 1 1 ] , number_1 [ 1 0 ] , number_1
[ 9 ] , number_1 [ 8 ] , number_1 [ 7 ] , number_1 [ 6 ] , number_1 [ 5 ] ,
number_1 [ 4 ] , number_1 [ 3 ] , number_1 [ 2 ] , number_1 [ 1 ] , number_1
[ 0 ] , 11 ' b00000000000 } ;
58
59 // inverse_2 conta in s the i n v e r s e o f input number 2 which i s y l
and padded with 1 ' s at the s t a r t .
60 a s s i gn inverse_2 = {2 ' b00 , number_2 , 11 ' b00000000000 } ;
61
62 a s s i gn answer = ( r e s e t == 1 ' b1 ) ? 32 ' h0000_0000 : {1 'b0 , exponent
, a_m} ;
63
64 a s s i gn sum = big_number − inverse_2 ;
65 a s s i gn a_m = (sum <= 24 ' b0000_0000_0000_0000_0000_0000 ) ? 24 ' d0
:
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66 (sum <= 24 ' b0000_0000_0000_0000_0000_0001 ) ? sum <<
23 :
67 (sum <= 24 ' b0000_0000_0000_0000_0000_0011 ) ? sum <<
22 :
68 (sum <= 24 ' b0000_0000_0000_0000_0000_0111 ) ? sum <<
21 :
69 (sum <= 24 ' b0000_0000_0000_0000_0000_1111 ) ? sum <<
20 :
70 (sum <= 24 ' b0000_0000_0000_0000_0001_1111 ) ? sum <<
19 :
71 (sum <= 24 ' b0000_0000_0000_0000_0011_1111 ) ? sum <<
18 :
72 (sum <= 24 ' b0000_0000_0000_0000_0111_1111 ) ? sum <<
17 :
73 (sum <= 24 ' b0000_0000_0000_0000_1111_1111 ) ? sum <<
16 :
74 (sum <= 24 ' b0000_0000_0000_0001_1111_1111 ) ? sum <<
15 :
75 (sum <= 24 ' b0000_0000_0000_0011_1111_1111 ) ? sum <<
14 :
76 (sum <= 24 ' b0000_0000_0000_0111_1111_1111 ) ? sum <<
13 :
77 (sum <= 24 ' b0000_0000_0000_1111_1111_1111 ) ? sum <<
12 :
78 (sum <= 24 ' b0000_0000_0001_1111_1111_1111 ) ? sum <<
11 :
79 (sum <= 24 ' b0000_0000_0011_1111_1111_1111 ) ? sum <<
10 :
80 (sum <= 24 ' b0000_0000_0111_1111_1111_1111 ) ? sum <<
9 :
81 (sum <= 24 ' b0000_0000_1111_1111_1111_1111 ) ? sum <<
8 :
82 (sum <= 24 ' b0000_0001_1111_1111_1111_1111 ) ? sum <<
7 :
83 (sum <= 24 ' b0000_0011_1111_1111_1111_1111 ) ? sum <<
6 :
84 (sum <= 24 ' b0000_0111_1111_1111_1111_1111 ) ? sum <<
5 :
85 (sum <= 24 ' b0000_1111_1111_1111_1111_1111 ) ? sum <<
4 :
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86 (sum <= 24 ' b0001_1111_1111_1111_1111_1111 ) ? sum <<
3 :
87 (sum <= 24 ' b0011_1111_1111_1111_1111_1111 ) ? sum <<
2 :
88 (sum <= 24 ' b0111_1111_1111_1111_1111_1111 ) ? sum <<
1 :
89 (sum <= 24 ' b1111_1111_1111_1111_1111_1111 ) ? sum <<
0 : 24 ' d0 ;
90
91 a s s i gn exponent = (sum <= 24 ' b0000_0000_0000_0000_0000_0000 ) ?
8 ' d0 :
92 (sum <= 24 ' b0000_0000_0000_0000_0000_0001 ) ?
8 ' d150 :
93 (sum <= 24 ' b0000_0000_0000_0000_0000_0011 ) ?
8 ' d149 :
94 (sum <= 24 ' b0000_0000_0000_0000_0000_0111 ) ?
8 ' d148 :
95 (sum <= 24 ' b0000_0000_0000_0000_0000_1111 ) ?
8 ' d147 :
96 (sum <= 24 ' b0000_0000_0000_0000_0001_1111 ) ?
8 ' d146 :
97 (sum <= 24 ' b0000_0000_0000_0000_0011_1111 ) ?
8 ' d145 :
98 (sum <= 24 ' b0000_0000_0000_0000_0111_1111 ) ?
8 ' d144 :
99 (sum <= 24 ' b0000_0000_0000_0000_1111_1111 ) ?
8 ' d143 :
100 (sum <= 24 ' b0000_0000_0000_0001_1111_1111 ) ?
8 ' d142 :
101 (sum <= 24 ' b0000_0000_0000_0011_1111_1111 ) ?
8 ' d141 :
102 (sum <= 24 ' b0000_0000_0000_0111_1111_1111 ) ?
8 ' d140 :
103 (sum <= 24 ' b0000_0000_0000_1111_1111_1111 ) ?
8 ' d139 :
104 (sum <= 24 ' b0000_0000_0001_1111_1111_1111 ) ?
8 ' d138 :
105 (sum <= 24 ' b0000_0000_0011_1111_1111_1111 ) ?
8 ' d137 :
106 (sum <= 24 ' b0000_0000_0111_1111_1111_1111 ) ?
8 ' d136 :
I.5 Subtracter Module I-113
107 (sum <= 24 ' b0000_0000_1111_1111_1111_1111 ) ?
8 ' d135 :
108 (sum <= 24 ' b0000_0001_1111_1111_1111_1111 ) ?
8 ' d134 :
109 (sum <= 24 ' b0000_0011_1111_1111_1111_1111 ) ?
8 ' d133 :
110 (sum <= 24 ' b0000_0111_1111_1111_1111_1111 ) ?
8 ' d132 :
111 (sum <= 24 ' b0000_1111_1111_1111_1111_1111 ) ?
8 ' d131 :
112 (sum <= 24 ' b0001_1111_1111_1111_1111_1111 ) ?
8 ' d130 :
113 (sum <= 24 ' b0011_1111_1111_1111_1111_1111 ) ?
8 ' d129 :
114 (sum <= 24 ' b0111_1111_1111_1111_1111_1111 ) ?
8 ' d128 :
115 (sum <= 24 ' b1111_1111_1111_1111_1111_1111 ) ?
8 ' d127 : 8 ' d0 ;
116
117 endmodule // mvk_subtractor
